Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_0_800 (Results 1 – 10 of 10) sorted by relevance

/openbmc/u-boot/board/freescale/corenet_ds/
H A Dp4080ds_ddr.c37 #define CONFIG_SYS_DDR_TIMING_0_800 0xcc330104 macro
88 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
120 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
/openbmc/u-boot/board/freescale/bsc9131rdb/
H A Dspl_minimal.c32 __raw_writel(CONFIG_SYS_DDR_TIMING_0_800, &ddr->timing_cfg_0); in sdram_init()
H A Dddr.c23 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dspl_minimal.c29 __raw_writel(CONFIG_SYS_DDR_TIMING_0_800, &ddr->timing_cfg_0); in sdram_init()
H A Dddr.c22 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
/openbmc/u-boot/include/configs/
H A DBSC9131RDB.h102 #define CONFIG_SYS_DDR_TIMING_0_800 0x00110104 macro
H A DBSC9132QDS.h144 #define CONFIG_SYS_DDR_TIMING_0_800 0x00330004 macro
H A DP1010RDB.h243 #define CONFIG_SYS_DDR_TIMING_0_800 0x00110104 macro
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dddr.c25 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt2392 CONFIG_SYS_DDR_TIMING_0_800