Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_CS0_CONFIG_2 (Results 1 – 14 of 14) sorted by relevance

/openbmc/u-boot/board/freescale/corenet_ds/
H A Dp4080ds_ddr.c54 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
83 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
115 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
147 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
179 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
211 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
243 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
275 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
307 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dddr.c20 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
47 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dddr.c23 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
50 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
/openbmc/u-boot/board/freescale/p1_twr/
H A Dddr.c24 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2, in fixed_sdram()
/openbmc/u-boot/board/Arcturus/ucp1020/
H A Dddr.c84 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2, in fixed_sdram()
/openbmc/u-boot/board/freescale/bsc9131rdb/
H A Dddr.c21 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
/openbmc/u-boot/include/configs/
H A DBSC9131RDB.h85 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
H A Dp1_twr.h80 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
H A DUCP1020.h148 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
H A DBSC9132QDS.h122 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
H A DP1010RDB.h228 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
H A Dp1_p2_rdb_pc.h287 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 macro
/openbmc/u-boot/board/freescale/p1_p2_rdb_pc/
H A Dddr.c216 .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2, in fixed_sdram()
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt2330 CONFIG_SYS_DDR_CS0_CONFIG_2