Home
last modified time | relevance | path

Searched refs:CONFIG_DIMM_SLOTS_PER_CTLR (Results 1 – 25 of 75) sorted by relevance

123

/openbmc/u-boot/drivers/ddr/fsl/
H A Dmain.c42 #if (CONFIG_SYS_NUM_DDR_CTLRS == 1) && (CONFIG_DIMM_SLOTS_PER_CTLR == 1)
43 u8 spd_i2c_addr[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR] = {
46 #elif (CONFIG_SYS_NUM_DDR_CTLRS == 1) && (CONFIG_DIMM_SLOTS_PER_CTLR == 2)
47 u8 spd_i2c_addr[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR] = {
51 #elif (CONFIG_SYS_NUM_DDR_CTLRS == 2) && (CONFIG_DIMM_SLOTS_PER_CTLR == 1)
52 u8 spd_i2c_addr[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR] = {
56 #elif (CONFIG_SYS_NUM_DDR_CTLRS == 2) && (CONFIG_DIMM_SLOTS_PER_CTLR == 2)
57 u8 spd_i2c_addr[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR] = {
63 #elif (CONFIG_SYS_NUM_DDR_CTLRS == 3) && (CONFIG_DIMM_SLOTS_PER_CTLR == 1)
64 u8 spd_i2c_addr[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR] = {
[all …]
H A Doptions.c722 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) in auto_bank_intlv()
727 #elif (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in auto_bank_intlv()
769 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) in populate_memctl_options()
781 #elif (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in populate_memctl_options()
973 for (i = 0; i < CONFIG_DIMM_SLOTS_PER_CTLR; i++) { in populate_memctl_options()
1216 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) in populate_memctl_options()
1223 #elif (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in populate_memctl_options()
1251 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) in populate_memctl_options()
1257 #elif (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in populate_memctl_options()
1266 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) in populate_memctl_options()
[all …]
H A Dmpc85xx_ddr_gen3.c228 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in fsl_ddr_set_memctl_regs()
248 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in fsl_ddr_set_memctl_regs()
268 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in fsl_ddr_set_memctl_regs()
288 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in fsl_ddr_set_memctl_regs()
308 #if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) in fsl_ddr_set_memctl_regs()
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A Dddr.c65 for (i = 0; i < CONFIG_DIMM_SLOTS_PER_CTLR; i++) { in fsl_ddr_board_options()
69 if (i >= CONFIG_DIMM_SLOTS_PER_CTLR) /* no DIMM */ in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8349emds/
H A Dddr.c52 for (i = 0; i < CONFIG_DIMM_SLOTS_PER_CTLR; i++) { in fsl_ddr_board_options()
56 if (i >= CONFIG_DIMM_SLOTS_PER_CTLR) /* no DIMM */ in fsl_ddr_board_options()
/openbmc/u-boot/board/xes/xpedite550x/
H A Dddr.c89 if (CONFIG_DIMM_SLOTS_PER_CTLR == 1) { in fsl_ddr_board_options()
92 } else if (CONFIG_DIMM_SLOTS_PER_CTLR == 2) { in fsl_ddr_board_options()
/openbmc/u-boot/include/configs/
H A DMPC8541CDS.h50 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
51 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A DMPC8555CDS.h50 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
51 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A Dcontrolcenterd.h121 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
122 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A DMPC8540ADS.h76 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
77 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A DMPC8568MDS.h56 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
57 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A DMPC8560ADS.h75 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
76 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A DMPC8548CDS.h69 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
70 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A Dls1012afrdm.h12 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
H A Dls1012a2g5rdb.h12 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
H A Dls1012ardb.h12 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
H A Dcyrus.h107 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
108 #define CONFIG_CHIP_SELECTS_PER_CTRL (4 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A Dls1012afrwy.h16 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
H A DMPC8569MDS.h81 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
82 #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
H A Dls2080a_emu.h21 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
H A Dls1012aqds.h12 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
/openbmc/u-boot/board/freescale/ls2080ardb/
H A Dddr.c31 for (slot = 0; slot < CONFIG_DIMM_SLOTS_PER_CTLR; slot++) { in fsl_ddr_board_options()
36 if (slot >= CONFIG_DIMM_SLOTS_PER_CTLR) in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/ls2080aqds/
H A Dddr.c31 for (slot = 0; slot < CONFIG_DIMM_SLOTS_PER_CTLR; slot++) { in fsl_ddr_board_options()
36 if (slot >= CONFIG_DIMM_SLOTS_PER_CTLR) in fsl_ddr_board_options()
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dcpu.c491 spd[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_DIMM_SLOTS_PER_CTLR]; in dump_spd_ddr_reg()
494 fsl_ddr_get_spd(spd[i], i, CONFIG_DIMM_SLOTS_PER_CTLR); in dump_spd_ddr_reg()
500 for (j = 0; j < CONFIG_DIMM_SLOTS_PER_CTLR; j++) in dump_spd_ddr_reg()
508 for (j = 0; j < CONFIG_DIMM_SLOTS_PER_CTLR; j++) { in dump_spd_ddr_reg()
/openbmc/u-boot/include/configs/km/
H A Dkmp204x-common.h89 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 macro
90 #define CONFIG_CHIP_SELECTS_PER_CTRL (4 * CONFIG_DIMM_SLOTS_PER_CTLR)

123