Searched refs:CLK_TOP_UNIVPLL_D3_D8 (Results 1 – 7 of 7) sorted by relevance
/openbmc/linux/include/dt-bindings/clock/ |
H A D | mt6779-clk.h | 79 #define CLK_TOP_UNIVPLL_D3_D8 69 macro
|
H A D | mt8183-clk.h | 104 #define CLK_TOP_UNIVPLL_D3_D8 68 macro
|
H A D | mt8186-clk.h | 107 #define CLK_TOP_UNIVPLL_D3_D8 88 macro
|
/openbmc/linux/drivers/clk/mediatek/ |
H A D | clk-mt8186-topckgen.c | 42 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D3_D8, "univpll_d3_d8", "univpll_d3", 1, 8, 0),
|
H A D | clk-mt8183.c | 59 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D3_D8, "univpll_d3_d8", "univpll_d3", 1, 8, 0),
|
H A D | clk-mt6779.c | 51 FACTOR(CLK_TOP_UNIVPLL_D3_D8, "univpll_d3_d8", "univpll_d3", 1, 8),
|
/openbmc/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt8186.dtsi | 1192 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D3_D8>;
|