Home
last modified time | relevance | path

Searched refs:CLK_TOP_PWM_QTR_26M (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c93 FACTOR2(CLK_TOP_PWM_QTR_26M, CLK_XTAL, 1, 1),
471 GATE_PERI0(CLK_PERI_PWM1_PD, CLK_TOP_PWM_QTR_26M, 2),
472 GATE_PERI0(CLK_PERI_PWM2_PD, CLK_TOP_PWM_QTR_26M, 3),
473 GATE_PERI0(CLK_PERI_PWM3_PD, CLK_TOP_PWM_QTR_26M, 4),
474 GATE_PERI0(CLK_PERI_PWM4_PD, CLK_TOP_PWM_QTR_26M, 5),
475 GATE_PERI0(CLK_PERI_PWM5_PD, CLK_TOP_PWM_QTR_26M, 6),
476 GATE_PERI0(CLK_PERI_PWM6_PD, CLK_TOP_PWM_QTR_26M, 7),
477 GATE_PERI0(CLK_PERI_PWM7_PD, CLK_TOP_PWM_QTR_26M, 8),
478 GATE_PERI0(CLK_PERI_PWM_PD, CLK_TOP_PWM_QTR_26M, 9),
/openbmc/linux/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_PWM_QTR_26M 17 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h30 #define CLK_TOP_PWM_QTR_26M 17 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7629.c370 FACTOR(CLK_TOP_PWM_QTR_26M, "pwm_qtr_26m", "clkxtal", 1, 1),