Home
last modified time | relevance | path

Searched refs:CLK_TOP_MUX_AUD_ENG2 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/sound/soc/mediatek/mt8183/
H A Dmt8183-afe-clk.c36 CLK_TOP_MUX_AUD_ENG2, enumerator
75 [CLK_TOP_MUX_AUD_ENG2] = "top_mux_aud_eng2",
327 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
330 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], ret); in apll2_mux_setting()
333 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
337 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
342 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
346 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
350 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
366 clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
[all …]
/openbmc/linux/sound/soc/mediatek/mt8192/
H A Dmt8192-afe-clk.c36 [CLK_TOP_MUX_AUD_ENG2] = "top_mux_aud_eng2",
164 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
167 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], ret); in apll2_mux_setting()
170 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
174 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
179 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
183 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
187 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
H A Dmt8192-afe-clk.h193 CLK_TOP_MUX_AUD_ENG2, enumerator
/openbmc/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-afe-clk.c57 [CLK_TOP_MUX_AUD_ENG2] = "top_mux_aud_eng2",
174 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
177 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], ret); in apll2_mux_setting()
180 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
184 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
189 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
193 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG2], in apll2_mux_setting()
197 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
H A Dmt8186-afe-clk.h64 CLK_TOP_MUX_AUD_ENG2, enumerator
/openbmc/linux/include/dt-bindings/clock/
H A Dmt8183-clk.h67 #define CLK_TOP_MUX_AUD_ENG2 31 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8183.c545 MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_AUD_ENG2, "aud_eng2_sel",
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8183.dtsi1486 <&topckgen CLK_TOP_MUX_AUD_ENG2>,