Home
last modified time | relevance | path

Searched refs:CLK_TOP_MUX_AUD_ENG1 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/sound/soc/mediatek/mt8183/
H A Dmt8183-afe-clk.c34 CLK_TOP_MUX_AUD_ENG1, enumerator
73 [CLK_TOP_MUX_AUD_ENG1] = "top_mux_aud_eng1",
253 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
256 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], ret); in apll1_mux_setting()
259 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
263 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
268 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
272 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
276 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
292 clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
[all …]
/openbmc/linux/sound/soc/mediatek/mt8192/
H A Dmt8192-afe-clk.c34 [CLK_TOP_MUX_AUD_ENG1] = "top_mux_aud_eng1",
102 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
105 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], ret); in apll1_mux_setting()
108 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
112 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
117 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
121 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
125 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
H A Dmt8192-afe-clk.h191 CLK_TOP_MUX_AUD_ENG1, enumerator
/openbmc/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-afe-clk.c55 [CLK_TOP_MUX_AUD_ENG1] = "top_mux_aud_eng1",
113 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
116 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], ret); in apll1_mux_setting()
119 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
123 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
128 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
132 __func__, aud_clks[CLK_TOP_MUX_AUD_ENG1], in apll1_mux_setting()
136 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
H A Dmt8186-afe-clk.h62 CLK_TOP_MUX_AUD_ENG1, enumerator
/openbmc/linux/include/dt-bindings/clock/
H A Dmt8183-clk.h66 #define CLK_TOP_MUX_AUD_ENG1 30 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8183.c543 MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_AUD_ENG1, "aud_eng1_sel",
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8183.dtsi1484 <&topckgen CLK_TOP_MUX_AUD_ENG1>,