Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDCPLL (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmediatek,mt6795-clk.h45 #define CLK_TOP_MSDCPLL 34 macro
H A Dmt6765-clk.h74 #define CLK_TOP_MSDCPLL 39 macro
H A Dmt8173-clk.h47 #define CLK_TOP_MSDCPLL 37 macro
H A Dmediatek,mt8365-clk.h63 #define CLK_TOP_MSDCPLL 53 macro
H A Dmt2712-clk.h110 #define CLK_TOP_MSDCPLL 79 macro
H A Dmt2701-clk.h47 #define CLK_TOP_MSDCPLL 37 macro
H A Dmt8192-clk.h136 #define CLK_TOP_MSDCPLL 124 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h64 #define CLK_TOP_MSDCPLL 51 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c398 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt8173-topckgen.c477 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt2712.c117 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt8365.c84 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt8192.c82 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt6765.c124 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
H A Dclk-mt2701.c96 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c139 FACTOR0(CLK_TOP_MSDCPLL, CLK_APMIXED_MSDCPLL, 1, 1),
241 CLK_TOP_MSDCPLL,
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8365-evk.dts142 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL>;