Home
last modified time | relevance | path

Searched refs:CLK_TOP_DSP_SEL (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h105 #define CLK_TOP_DSP_SEL 95 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8365.c505 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP_SEL, "dsp_sel", dsp_parents, 0x0c0,