| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt6765-mm.c | 36 GATE_MM(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_ck", 10),
|
| H A D | clk-mt8186-mm.c | 36 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "top_disp", 3),
|
| H A D | clk-mt8167-mm.c | 49 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "smi_mm", 11),
|
| H A D | clk-mt6795-mm.c | 51 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
| H A D | clk-mt6797-mm.c | 52 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 19),
|
| H A D | clk-mt8192-mm.c | 46 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "disp_sel", 3),
|
| H A D | clk-mt8183-mm.c | 59 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
| H A D | clk-mt6779-mm.c | 59 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
| H A D | clk-mt8173-mm.c | 54 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
| H A D | clk-mt2712-mm.c | 62 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt8167-clk.h | 90 #define CLK_MM_DISP_RDMA0 11 macro
|
| H A D | mt6797-clk.h | 234 #define CLK_MM_DISP_RDMA0 20 macro
|
| H A D | mediatek,mt6795-clk.h | 237 #define CLK_MM_DISP_RDMA0 18 macro
|
| H A D | mt6765-clk.h | 261 #define CLK_MM_DISP_RDMA0 10 macro
|
| H A D | mt8173-clk.h | 265 #define CLK_MM_DISP_RDMA0 18 macro
|
| H A D | mt2712-clk.h | 319 #define CLK_MM_DISP_RDMA0 18 macro
|
| H A D | mt6779-clk.h | 363 #define CLK_MM_DISP_RDMA0 23 macro
|
| H A D | mt8183-clk.h | 331 #define CLK_MM_DISP_RDMA0 22 macro
|
| H A D | mt8186-clk.h | 304 #define CLK_MM_DISP_RDMA0 3 macro
|
| H A D | mt8192-clk.h | 427 #define CLK_MM_DISP_RDMA0 3 macro
|
| /openbmc/linux/Documentation/devicetree/bindings/display/mediatek/ |
| H A D | mediatek,rdma.yaml | 116 clocks = <&mmsys CLK_MM_DISP_RDMA0>;
|
| /openbmc/linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt8173.dtsi | 1090 clocks = <&mmsys CLK_MM_DISP_RDMA0>;
|
| H A D | mt8192.dtsi | 1479 clocks = <&mmsys CLK_MM_DISP_RDMA0>;
|
| H A D | mt8183.dtsi | 1755 clocks = <&mmsys CLK_MM_DISP_RDMA0>;
|
| H A D | mt8186.dtsi | 1797 clocks = <&mmsys CLK_MM_DISP_RDMA0>;
|