Home
last modified time | relevance | path

Searched refs:CHELSIO_T5 (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_chip_type.h40 #define CHELSIO_T5 0x5 macro
62 T5_A0 = CHELSIO_CHIP_CODE(CHELSIO_T5, 0),
63 T5_A1 = CHELSIO_CHIP_CODE(CHELSIO_T5, 1),
79 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5); in is_t5()
H A Dcxgb4_tc_flower.c66 .chip = CHELSIO_T5,
71 .chip = CHELSIO_T5,
76 .chip = CHELSIO_T5,
81 .chip = CHELSIO_T5,
87 .chip = CHELSIO_T5,
93 .chip = CHELSIO_T5,
98 .chip = CHELSIO_T5,
104 .chip = CHELSIO_T5,
H A Dsge.c735 chip_ver > CHELSIO_T5) { in is_eth_imm()
782 if (skb->encapsulation && chip_ver > CHELSIO_T5) { in calc_tx_flits()
1165 (CHELSIO_CHIP_VERSION(chip) > CHELSIO_T5)) in hwcsum()
1218 if (CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5) in hwcsum()
1577 if (skb->encapsulation && chip_ver > CHELSIO_T5) in cxgb4_eth_xmit()
1603 if (chip_ver > CHELSIO_T5) in cxgb4_eth_xmit()
1915 if (chip_ver > CHELSIO_T5) in cxgb4_vf_eth_xmit()
1969 if (chip_ver <= CHELSIO_T5) in cxgb4_vf_eth_xmit()
4638 htonl(FW_EQ_ETH_CMD_FBMIN_V(chip_ver <= CHELSIO_T5 in t4_sge_alloc_eth_txq()
4771 if (chip_ver <= CHELSIO_T5) in t4_sge_alloc_ofld_txq()
[all …]
H A Dsmt.c147 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) { in write_smt_entry()
H A Dt4_hw.c156 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_hw_pci_read_cfg4()
836 case CHELSIO_T5: in t4_get_regs_len()
2654 case CHELSIO_T5: in t4_get_regs()
3385 case CHELSIO_T5: in t4_check_fw_version()
4740 (chip <= CHELSIO_T5) ? in le_intr_handler()
5121 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_chip_rss_size()
6112 case CHELSIO_T5: in compute_mps_bg_map()
6252 case CHELSIO_T5: in t4_get_tp_ch_map()
6724 case CHELSIO_T5: in t4_sge_decode_idma_state()
8176 CHELSIO_T5) in t4_change_mac()
[all …]
H A Dcxgb4_debugfs.c769 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in pm_stats_show()
1677 if (chip_ver > CHELSIO_T5) { in mps_tcam_show()
1706 if (chip_ver > CHELSIO_T5) { in mps_tcam_show()
1767 if (chip_ver > CHELSIO_T5) in mps_tcam_show()
1812 if (chip_ver > CHELSIO_T5) { in mps_tcam_show()
1871 if (chip_ver > CHELSIO_T5) in mps_tcam_show()
2094 if (CHELSIO_CHIP_VERSION(adapter->params.chip) > CHELSIO_T5) { in rss_config_show()
2122 if (CHELSIO_CHIP_VERSION(adapter->params.chip) > CHELSIO_T5) { in rss_config_show()
2136 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in rss_config_show()
3325 if (chip <= CHELSIO_T5) in tid_info_show()
[all …]
H A Dcudbg_lib.c192 case CHELSIO_T5: in cudbg_get_entity_length()
301 case CHELSIO_T5: in cudbg_get_entity_length()
371 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in cudbg_get_entity_length()
398 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in cudbg_get_entity_length()
657 if (CHELSIO_CHIP_VERSION(padap->params.chip) <= CHELSIO_T5) { in cudbg_fill_meminfo()
778 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in cudbg_fill_meminfo()
795 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in cudbg_fill_meminfo()
1838 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5 && in cudbg_collect_sge_indirect()
2868 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) { in cudbg_fill_le_tcam_info()
H A Dcxgb4_main.c1897 CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in tid_init()
2510 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in process_db_full()
2609 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in process_db_drop()
4493 case CHELSIO_T5: in adap_init0_config()
4715 .chip = CHELSIO_T5,
6220 case CHELSIO_T5: in t4_get_chip_type()
6221 return CHELSIO_CHIP_CODE(CHELSIO_T5, pl_rev); in t4_get_chip_type()
6653 func = chip_ver <= CHELSIO_T5 ? in init_one()
6816 if (chip_ver > CHELSIO_T5) { in init_one()
6915 if (chip_ver <= CHELSIO_T5 && in init_one()
[all …]
/openbmc/linux/drivers/scsi/csiostor/
H A Dcsio_hw_chip.h57 #define CHELSIO_T5 0x5 macro
61 T5_A0 = CHELSIO_CHIP_CODE(CHELSIO_T5, 0),
62 T5_A1 = CHELSIO_CHIP_CODE(CHELSIO_T5, 1),
H A Dcsio_wr.c491 iqp.fl0fbmax = ((chip == CHELSIO_T5) ? in csio_wr_iq_create()
H A Dcsio_hw.c2275 .chip = CHELSIO_T5,
3390 (chip == CHELSIO_T5) ? in csio_le_intr_handler()
/openbmc/linux/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dt4vf_common.h54 #define CHELSIO_T5 0x5 macro
63 T5_A0 = CHELSIO_CHIP_CODE(CHELSIO_T5, 0),
64 T5_A1 = CHELSIO_CHIP_CODE(CHELSIO_T5, 1),
H A Dsge.c1116 if (chip <= CHELSIO_T5) in hwcsum()
1311 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_eth_xmit()
2321 FW_IQ_CMD_FL0FBMIN_V(chip_ver <= CHELSIO_T5 in t4vf_sge_alloc_rxq()
2324 FW_IQ_CMD_FL0FBMAX_V((chip_ver <= CHELSIO_T5) ? in t4vf_sge_alloc_rxq()
2459 cpu_to_be32(FW_EQ_ETH_CMD_FBMIN_V(chip_ver <= CHELSIO_T5 in t4vf_sge_alloc_eth_txq()
2682 case CHELSIO_T5: in t4vf_sge_init()
H A Dt4vf_hw.c148 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_wr_mbox_core()
716 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_fl_pkt_align()
835 return (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5 ? in t4vf_get_pf_from_vf()
2167 case CHELSIO_T5: in t4vf_prep_adapter()
2169 adapter->params.chip |= CHELSIO_CHIP_CODE(CHELSIO_T5, chipid); in t4vf_prep_adapter()
/openbmc/linux/drivers/net/ethernet/chelsio/libcxgb/
H A Dlibcxgb_cm.c46 int eth_len = (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) ? in cxgb_get_4tuple()
49 int ip_len = (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) ? in cxgb_get_4tuple()
/openbmc/linux/drivers/infiniband/hw/cxgb4/
H A Dcm.c748 case CHELSIO_T5: in send_connect()
831 case CHELSIO_T5: in send_connect()
881 case CHELSIO_T5: in send_connect()
1909 if (CHELSIO_CHIP_VERSION(adapter_type) > CHELSIO_T5 && srqidx) { in complete_cached_srq_buffers()
2464 if (CHELSIO_CHIP_VERSION(adapter_type) <= CHELSIO_T5) in accept_cr()
3966 if (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) { in build_cpl_pass_accept_req()
4104 case CHELSIO_T5: in rx_pkt()
H A Dqp.c1123 CHELSIO_T5 && in c4iw_post_send()
/openbmc/linux/drivers/scsi/cxgbi/cxgb4i/
H A Dcxgb4i.c1294 if ((CHELSIO_CHIP_VERSION(lldi->adapter_type) <= CHELSIO_T5) && in do_rx_iscsi_hdr()
2244 CHELSIO_T5) ? cxgb4i_rx_credit_thres : 0; in t4_uld_add()