| /openbmc/linux/sound/pci/vx222/ |
| H A D | vx222_ops.c | 872 ucontrol->value.integer.value[0] = chip->input_level[0]; in vx_input_level_get()
873 ucontrol->value.integer.value[1] = chip->input_level[1]; in vx_input_level_get()
882 if (ucontrol->value.integer.value[0] < 0 || in vx_input_level_put()
883 ucontrol->value.integer.value[0] > MIC_LEVEL_MAX) in vx_input_level_put()
885 if (ucontrol->value.integer.value[1] < 0 || in vx_input_level_put()
886 ucontrol->value.integer.value[1] > MIC_LEVEL_MAX) in vx_input_level_put()
891 chip->input_level[0] = ucontrol->value.integer.value[0]; in vx_input_level_put()
915 ucontrol->value.integer.value[0] = chip->mic_level; in vx_mic_level_get()
923 if (ucontrol->value.integer.value[0] < 0 || in vx_mic_level_put()
924 ucontrol->value.integer.value[0] > MIC_LEVEL_MAX) in vx_mic_level_put()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_aux.c | 101 value, in is_engine_available()
114 value, in acquire_engine()
127 value, in acquire_engine()
135 value, in acquire_engine()
150 value, in acquire_engine()
167 value, in acquire_engine()
248 value = REG_SET_2(AUX_SW_DATA, value, in submit_channel_request()
252 value = REG_SET(AUX_SW_DATA, value, in submit_channel_request()
256 value = REG_SET(AUX_SW_DATA, value, in submit_channel_request()
269 value = REG_SET(AUX_SW_DATA, value, in submit_channel_request()
[all …]
|
| /openbmc/linux/crypto/asymmetric_keys/ |
| H A D | mscode_parser.c | 38 const void *value, size_t vlen) in mscode_note_content_type() argument
42 oid = look_up_OID(value, vlen); in mscode_note_content_type()
46 sprint_oid(value, vlen, buffer, sizeof(buffer)); in mscode_note_content_type()
70 const void *value, size_t vlen) in mscode_note_digest_algo() argument
76 oid = look_up_OID(value, vlen); in mscode_note_digest_algo()
101 sprint_oid(value, vlen, buffer, sizeof(buffer)); in mscode_note_digest_algo()
118 const void *value, size_t vlen) in mscode_note_digest() argument
122 ctx->digest = kmemdup(value, vlen, GFP_KERNEL); in mscode_note_digest()
|
| /openbmc/linux/drivers/staging/sm750fb/ |
| H A D | ddk750_power.c | 8 unsigned int value; in ddk750_set_dpms() local
11 value = peek32(CRT_DISPLAY_CTRL) & ~CRT_DISPLAY_CTRL_DPMS_MASK; in ddk750_set_dpms()
12 value |= (state << CRT_DISPLAY_CTRL_DPMS_SHIFT); in ddk750_set_dpms()
13 poke32(CRT_DISPLAY_CTRL, value); in ddk750_set_dpms()
15 value = peek32(SYSTEM_CTRL); in ddk750_set_dpms()
16 value = (value & ~SYSTEM_CTRL_DPMS_MASK) | state; in ddk750_set_dpms()
17 poke32(SYSTEM_CTRL, value); in ddk750_set_dpms()
|
| /openbmc/u-boot/drivers/video/meson/ |
| H A D | meson_vpu.h | 47 #define hhi_update_bits(offset, mask, value) \ argument
48 writel_bits(mask, value, priv->hhi_base + offset)
50 #define hhi_write(offset, value) \ argument
51 writel(value, priv->hhi_base + offset)
56 #define dmc_update_bits(offset, mask, value) \ argument
57 writel_bits(mask, value, priv->dmc_base + offset)
59 #define dmc_write(offset, value) \ argument
60 writel(value, priv->dmc_base + offset)
|
| /openbmc/linux/drivers/net/phy/ |
| H A D | ste10Xp.c | 32 int value, err; in ste10Xp_config_init() local
35 value = phy_read(phydev, MII_BMCR); in ste10Xp_config_init()
36 if (value < 0) in ste10Xp_config_init()
37 return value; in ste10Xp_config_init()
39 value |= BMCR_RESET; in ste10Xp_config_init()
40 err = phy_write(phydev, MII_BMCR, value); in ste10Xp_config_init()
45 value = phy_read(phydev, MII_BMCR); in ste10Xp_config_init()
46 } while (value & BMCR_RESET); in ste10Xp_config_init()
|
| /openbmc/phosphor-state-manager/ |
| H A D | hypervisor_state_manager.cpp | 28 server::Host::Transition Hypervisor::requestedHostTransition(Transition value) in requestedHostTransition() argument
31 "TRAN_REQUEST", value); in requestedHostTransition()
34 if (value != server::Host::Transition::On) in requestedHostTransition()
44 return server::Host::requestedHostTransition(value); in requestedHostTransition()
47 server::Host::HostState Hypervisor::currentHostState(HostState value) in currentHostState() argument
50 if (value != server::Host::currentHostState()) in currentHostState()
52 info("Change to Hypervisor State: {HYP_STATE}", "HYP_STATE", value); in currentHostState()
54 return server::Host::currentHostState(value); in currentHostState()
|
| /openbmc/linux/samples/bpf/ |
| H A D | tracex3.bpf.c | 21 __type(value, u64);
66 u64 *value, l, base; in bpf_prog2() local
69 value = bpf_map_lookup_elem(&my_map, &key); in bpf_prog2()
70 if (!value) in bpf_prog2()
74 u64 delta = cur_time - *value; in bpf_prog2()
93 value = bpf_map_lookup_elem(&lat_map, &index); in bpf_prog2()
94 if (value) in bpf_prog2()
95 *value += 1; in bpf_prog2()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce112/ |
| H A D | dce112_hw_sequencer.c | 72 uint32_t value = 0; in dce112_init_pte() local
77 value = dm_read_reg(ctx, addr); in dce112_init_pte()
80 value, in dce112_init_pte()
85 value, in dce112_init_pte()
92 value, in dce112_init_pte()
98 value, in dce112_init_pte()
104 value, in dce112_init_pte()
109 dm_write_reg(ctx, addr, value); in dce112_init_pte()
|
| /openbmc/phosphor-power/phosphor-power-sequencer/src/ |
| H A D | device_finder.cpp | 58 auto value = getPropertyValue(properties, typeProperty); in interfaceFoundCallback() local
59 device.type = std::get<std::string>(value); in interfaceFoundCallback()
61 value = getPropertyValue(properties, nameProperty); in interfaceFoundCallback()
62 device.name = std::get<std::string>(value); in interfaceFoundCallback()
64 value = getPropertyValue(properties, busProperty); in interfaceFoundCallback()
65 device.bus = static_cast<uint8_t>(std::get<uint64_t>(value)); in interfaceFoundCallback()
67 value = getPropertyValue(properties, addressProperty); in interfaceFoundCallback()
68 device.address = static_cast<uint16_t>(std::get<uint64_t>(value)); in interfaceFoundCallback()
|
| /openbmc/u-boot/arch/mips/mach-mscc/ |
| H A D | phy.c | 13 u16 *value) in mscc_phy_rd_wr() argument
21 MSCC_F_MII_CMD_MIIM_CMD_WRDATA(*value)); /* value */ in mscc_phy_rd_wr()
50 *value = MSCC_X_MII_DATA_MIIM_DATA_RDDATA(data); in mscc_phy_rd_wr()
59 u16 *value) in mscc_phy_rd() argument
61 if (mscc_phy_rd_wr(1, miimdev, miim_addr, addr, value) == 0) in mscc_phy_rd()
70 u16 value) in mscc_phy_wr() argument
72 return mscc_phy_rd_wr(0, miimdev, miim_addr, addr, &value); in mscc_phy_wr()
|
| /openbmc/linux/drivers/hid/ |
| H A D | hid-steelseries.c | 133 __s32 *value = report->field[0]->value; in steelseries_srws1_set_leds() local
135 value[0] = 0x40; in steelseries_srws1_set_leds()
138 value[3] = 0x00; in steelseries_srws1_set_leds()
139 value[4] = 0x00; in steelseries_srws1_set_leds()
140 value[5] = 0x00; in steelseries_srws1_set_leds()
141 value[6] = 0x00; in steelseries_srws1_set_leds()
142 value[7] = 0x00; in steelseries_srws1_set_leds()
143 value[8] = 0x00; in steelseries_srws1_set_leds()
144 value[9] = 0x00; in steelseries_srws1_set_leds()
145 value[10] = 0x00; in steelseries_srws1_set_leds()
[all …]
|
| H A D | hid-bigbenff.c | 223 report_field->value[2] = bigben->led_state; in bigben_worker()
224 report_field->value[3] = 0x00; /* padding */ in bigben_worker()
225 report_field->value[4] = 0x00; /* padding */ in bigben_worker()
226 report_field->value[5] = 0x00; /* padding */ in bigben_worker()
227 report_field->value[6] = 0x00; /* padding */ in bigben_worker()
228 report_field->value[7] = 0x00; /* padding */ in bigben_worker()
250 report_field->value[5] = 0x00; /* padding */ in bigben_worker()
251 report_field->value[6] = 0x00; /* padding */ in bigben_worker()
252 report_field->value[7] = 0x00; /* padding */ in bigben_worker()
301 enum led_brightness value) in bigben_set_led() argument
[all …]
|
| /openbmc/u-boot/include/ |
| H A D | eeprom_field.h | 20 int (*update)(struct eeprom_field *eeprom_field, char *value);
24 int eeprom_field_update_bin(struct eeprom_field *field, char *value);
27 int eeprom_field_update_bin_rev(struct eeprom_field *field, char *value);
30 int eeprom_field_update_mac(struct eeprom_field *field, char *value);
33 int eeprom_field_update_ascii(struct eeprom_field *field, char *value);
36 int eeprom_field_update_reserved(struct eeprom_field *field, char *value);
|
| /openbmc/qemu/qobject/ |
| H A D | qbool.c | 23 QBool *qbool_from_bool(bool value) in qbool_from_bool() argument
29 qb->value = value; in qbool_from_bool()
39 return qb->value; in qbool_get_bool()
47 return qobject_to(QBool, x)->value == qobject_to(QBool, y)->value; in qbool_is_equal()
|
| /openbmc/linux/sound/isa/msnd/ |
| H A D | msnd_pinnacle_mixer.c | 69 ucontrol->value.enumerated.item[0] = 0; in snd_msndmix_get_mux()
72 ucontrol->value.enumerated.item[0] = 1; in snd_msndmix_get_mux()
75 ucontrol->value.enumerated.item[0] = 2; in snd_msndmix_get_mux()
129 uinfo->value.integer.min = 0; in snd_msndmix_volume_info()
130 uinfo->value.integer.max = 100; in snd_msndmix_volume_info()
142 ucontrol->value.integer.value[0] = msnd->left_levels[addr] * 100; in snd_msndmix_volume_get()
143 ucontrol->value.integer.value[0] /= 0xFFFF; in snd_msndmix_volume_get()
144 ucontrol->value.integer.value[1] = msnd->right_levels[addr] * 100; in snd_msndmix_volume_get()
145 ucontrol->value.integer.value[1] /= 0xFFFF; in snd_msndmix_volume_get()
258 left = ucontrol->value.integer.value[0] % 101; in snd_msndmix_volume_put()
[all …]
|
| /openbmc/linux/Documentation/ABI/testing/ |
| H A D | sysfs-bus-coresight-devices-tmc | 15 The value is read directly from HW register RSZ, 0x004.
21 Description: (Read) Shows the value held by the TMC status register. The value
30 interface. The value is read directly from HW register RRP,
39 the CoreSight bus into the Trace RAM. The value is read directly
53 Description: (Read) Shows the value held by the TMC Control register. The value
61 register. The value is read directly from HW register FFSR,
69 register. The value is read directly from HW register FFCR,
76 Description: (Read) Shows the value held by the TMC Mode register, which
78 The value is read directly from the MODE register, 0x028.
85 The value is read directly from the DEVID register, 0xFC8,
[all …]
|
| /openbmc/linux/arch/powerpc/kernel/ |
| H A D | module_32.c | 206 uint32_t value; in apply_relocate_add() local
219 value = sym->st_value + rela[i].r_addend; in apply_relocate_add()
224 *(uint32_t *)location = value; in apply_relocate_add()
229 if (patch_location_16(location, PPC_LO(value))) in apply_relocate_add()
235 if (patch_location_16(location, PPC_HI(value))) in apply_relocate_add()
240 if (patch_location_16(location, PPC_HA(value))) in apply_relocate_add()
247 value = do_plt_call(location, value, in apply_relocate_add()
249 if (!value) in apply_relocate_add()
255 value, (uint32_t)location); in apply_relocate_add()
258 value = (*(uint32_t *)location & ~PPC_LI_MASK) | in apply_relocate_add()
[all …]
|
| /openbmc/qemu/hw/intc/ |
| H A D | grlib_irqmp.c | 246 state->level = value; in grlib_irqmp_write()
257 state->force[0] = value; in grlib_irqmp_write()
262 value &= ~1; /* clean up the value */ in grlib_irqmp_write()
274 value &= MP_STATUS_CPU_STATUS_MASK; in grlib_irqmp_write()
276 if ((value >> i) & 1) { in grlib_irqmp_write()
285 state->broadcast = value; in grlib_irqmp_write()
297 value &= ~1; /* clean up the value */ in grlib_irqmp_write()
298 state->mask[cpu] = value; in grlib_irqmp_write()
308 uint32_t force = value & 0xFFFE; in grlib_irqmp_write()
322 value &= 0xF; /* clean up the value */ in grlib_irqmp_write()
[all …]
|
| /openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/ |
| H A D | dr_ste_v0.c | 707 struct mlx5dr_match_spec *mask = inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
740 struct mlx5dr_match_spec *spec = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_dst_tag()
796 struct mlx5dr_match_spec *spec = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l3_ipv6_dst_tag()
822 struct mlx5dr_match_spec *spec = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l3_ipv6_src_tag()
848 struct mlx5dr_match_spec *spec = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l3_ipv4_5_tuple_tag()
884 struct mlx5dr_match_spec *mask = inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
935 struct mlx5dr_match_spec *spec = inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_or_dst_tag()
996 struct mlx5dr_match_spec *mask = inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_bit_mask()
1009 struct mlx5dr_match_spec *spec = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_src_tag()
1032 struct mlx5dr_match_spec *mask = sb->inner ? &value->inner : &value->outer; in dr_ste_v0_build_eth_l2_dst_bit_mask()
[all …]
|
| /openbmc/u-boot/board/ti/dra7xx/ |
| H A D | evm.c | 375 .mpu.value[OPP_NOM] = VDD_MPU_DRA7_NOM,
382 .eve.value[OPP_NOM] = VDD_EVE_DRA7_NOM,
383 .eve.value[OPP_OD] = VDD_EVE_DRA7_OD,
394 .gpu.value[OPP_OD] = VDD_GPU_DRA7_OD,
411 .iva.value[OPP_OD] = VDD_IVA_DRA7_OD,
431 .eve.value[OPP_OD] = VDD_EVE_DRA7_OD,
442 .gpu.value[OPP_OD] = VDD_GPU_DRA7_OD,
459 .iva.value[OPP_OD] = VDD_IVA_DRA7_OD,
489 .gpu.value[OPP_OD] = VDD_GPU_DRA7_OD,
500 .eve.value[OPP_OD] = VDD_EVE_DRA7_OD,
[all …]
|
| /openbmc/openbmc/poky/scripts/lib/recipetool/ |
| H A D | create_buildsys.py | 160 def interpret_value(value): argument
161 return value.strip('"')
438 def subst_defines(value): argument
439 newvalue = value
442 if newvalue != value:
444 return value
446 def process_value(value): argument
447 value = value.replace('[', '').replace(']', '')
448 if value.startswith('m4_esyscmd(') or value.startswith('m4_esyscmd_s('):
449 cmd = subst_defines(value[value.index('(')+1:-1])
[all …]
|
| /openbmc/linux/tools/testing/selftests/bpf/progs/ |
| H A D | xdp_synproxy_kern.c | 312 __u64 *value; in values_get_tcpipopts() local
315 if (value && *value != 0) { in values_get_tcpipopts()
333 __u64 *value; in values_inc_synacks() local
336 if (value) in values_inc_synacks()
346 __u16 *value; in check_port_allowed() local
350 if (!value) in check_port_allowed()
603 __s64 value; in syncookie_handle_syn() local
620 if (value < 0) in syncookie_handle_syn()
653 if (value < 0) in syncookie_handle_syn()
689 if (value < 0) in syncookie_handle_syn()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/bridge/ |
| H A D | sii9234.c | 195 int value) in sii9234_writeb() argument
213 int value, int mask) in sii9234_writebm() argument
237 value = (value & mask) | (ret & ~mask); in sii9234_writebm()
628 int value; in sii9234_rgnd_ready_irq() local
690 int value; in sii9234_hpd_change() local
696 if (value & SET_HPD_DOWNSTREAM) { in sii9234_hpd_change()
709 int value; in sii9234_rsen_change() local
717 if (value < 0) in sii9234_rsen_change()
720 if (value & RSEN_STATUS) { in sii9234_rsen_change()
734 if (value < 0) in sii9234_rsen_change()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/mmc/ |
| H A D | sdhci-sprd.txt | 29 write line delay value, clock read command line delay value, clock read data
30 positive edge delay value and clock read data negative edge delay value.
31 Each cell's delay value unit is cycle of the PHY clock.
33 - sprd,phy-delay-legacy: Delay value for legacy timing.
34 - sprd,phy-delay-sd-highspeed: Delay value for SD high-speed timing.
35 - sprd,phy-delay-sd-uhs-sdr50: Delay value for SD UHS SDR50 timing.
36 - sprd,phy-delay-sd-uhs-sdr104: Delay value for SD UHS SDR50 timing.
37 - sprd,phy-delay-mmc-highspeed: Delay value for MMC high-speed timing.
38 - sprd,phy-delay-mmc-ddr52: Delay value for MMC DDR52 timing.
39 - sprd,phy-delay-mmc-hs200: Delay value for MMC HS200 timing.
[all …]
|