Home
last modified time | relevance | path

Searched refs:lines (Results 526 – 550 of 1348) sorted by relevance

1...<<21222324252627282930>>...54

/openbmc/u-boot/arch/mips/
H A DKconfig261 initialising the cache lines. This is also the base address of a memory
262 block which is used for loading and filling cache lines when
397 The size of L1 Dcache lines, if known at compile time.
409 The size of L1 Icache lines, if known at compile time.
/openbmc/linux/Documentation/devicetree/bindings/mmc/
H A Dmmc-controller.yaml55 # the SDHCI standard, which specifies both those lines as "active
60 # CD and WP lines can be implemented on the hardware in one of two
66 # lines. This means, the two properties are "superimposed," for
85 Number of data lines.
H A Datmel-hsmci.txt40 - bus-width: number of data lines connected to the controller
/openbmc/linux/drivers/pcmcia/
H A Dpcmcia_resource.c97 unsigned int lines) in alloc_io_space() argument
107 res, lines); in alloc_io_space()
109 align = base ? (lines ? 1<<lines : 0) : 1; in alloc_io_space()
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi3660-hikey960.dts216 * For the lines routed to the external connectors the
217 * lines are named after the 96Boards CE Specification 1.0,
224 * UART3. This is only for the informational lines i.e. "[FOO]",
225 * the GPIO named lines "GPIO-A" thru "GPIO-L" are the only
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dapq8016-sbc.dts433 * For the lines routed to the external connectors the
434 * lines are named after the 96Boards CE Specification 1.0,
441 * UART3. This is only for the informational lines i.e. "[FOO]",
442 * the GPIO named lines "GPIO-A" thru "GPIO-L" are the only
/openbmc/openbmc/poky/meta/recipes-gnome/gnome/gconf/
H A Dpython3.patch19 for line in lines:
/openbmc/openbmc/poky/meta-selftest/recipes-test/devtool/devtool-upgrade-test1-1.5.3/
H A Dbackported.patch26 + - clean up displayed lines when using --watchfd PID, when PID exits
/openbmc/u-boot/doc/
H A DREADME.mips22 writing back and invalidating cache lines. This leads to cache
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Drenesas,bsc.yaml15 devices to the SoC, driving several chip select lines, for e.g. NOR
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gpio/
H A Dga102.c106 .lines = 32,
H A Dnv50.c120 .lines = 16,
/openbmc/qemu/docs/system/openrisc/
H A Dvirt.rst47 lines and other configuration of the various devices in the system.
/openbmc/linux/Documentation/devicetree/bindings/input/
H A Dmediatek,mt6779-keypad.yaml17 keypad device. The keypad controller supports multiple row and column lines.
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Drealtek,rtl-intc.yaml13 All connected input lines from SoC peripherals can be masked individually,
/openbmc/linux/Documentation/devicetree/bindings/leds/
H A Dleds-gpio.yaml7 title: LEDs connected to GPIO lines
/openbmc/linux/scripts/
H A Drustdoc_test_gen.rs160 .lines() in main()
/openbmc/linux/Documentation/devicetree/bindings/mtd/
H A Dnand-controller.yaml37 lines. 'reg' entries of the NAND chip subnodes become indexes of
/openbmc/linux/arch/arm/mach-mmp/
H A DKconfig10 Support for Marvell's PXA168/PXA910(MMP), MMP2, and MMP3 processor lines.
/openbmc/linux/Documentation/devicetree/bindings/iio/accel/
H A Dadi,adxl355.yaml32 Three configurable interrupt lines exist.
/openbmc/phosphor-power/phosphor-regulators/docs/config_file/
H A Dconfiguration.md26 | comments | no | array of strings | One or more comment lines descri…
/openbmc/u-boot/doc/imx/mkimage/
H A Dimximage.txt46 2. This file can have empty lines and lines starting with "#" as first
48 3. This file can have configuration command lines as mentioned below,
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dmaxim,max9286.yaml102 lines, this property has to be used to specify which line among the two
106 controller as the gpio lines are controlled directly by the MAX9286 and
385 * through one of its gpio lines.
/openbmc/linux/Documentation/kernel-hacking/
H A Dfalse-sharing.rst99 perf-c2c can capture the cache lines with most false sharing hits,
153 different cache lines. One downside is it may introduce new false
188 different cache lines.
/openbmc/linux/arch/arm/boot/dts/st/
H A Dste-ux500-samsung-janice.dts103 * Two GPIO lines controls two voltages of 3.3V and 1.8V
712 /* Mux in all the data lines */
715 /* Data lines D0-D7 GPIO70..GPIO77 */
717 /* Data lines D8-D11 GPIO78..GPIO81 */
719 /* Data lines D12-D15 GPIO82..GPIO85 */
721 /* Data lines D16-D23 GPIO161..GPIO168 */

1...<<21222324252627282930>>...54