| /openbmc/qemu/hw/ppc/ |
| H A D | pnv_occ.c | 60 qemu_set_irq(occ->psi_irq, irq_state); in pnv_occ_set_misc()
|
| /openbmc/qemu/hw/pcmcia/ |
| H A D | pxa2xx.c | 138 qemu_set_irq(s->irq, level); in pxa2xx_pcmcia_set_irq()
|
| /openbmc/qemu/hw/net/ |
| H A D | i82596.c | 436 qemu_set_irq(s->irq, 1); in signal_ca()
694 qemu_set_irq(s->irq, 1); in i82596_receive()
|
| H A D | mipsnet.c | 63 qemu_set_irq(s->irq, isr); in mipsnet_update_irq()
|
| /openbmc/qemu/hw/audio/ |
| H A D | asc.c | 109 qemu_set_irq(s->irq, 1); in asc_raise_irq()
114 qemu_set_irq(s->irq, 0); in asc_lower_irq()
|
| /openbmc/qemu/hw/ide/ |
| H A D | pci.c | 372 qemu_set_irq(bm->irq, level); in bmdma_irq()
379 qemu_set_irq(bm->irq, level); in bmdma_irq()
|
| H A D | via.c | 118 qemu_set_irq(s->isa_irq[n], level); in via_ide_set_irq()
|
| /openbmc/qemu/hw/misc/ |
| H A D | tz-msc.c | 29 qemu_set_irq(s->irq, level); in tz_msc_update_irq()
|
| H A D | xlnx-versal-xramc.c | 26 qemu_set_irq(s->irq, pending); in xram_update_irq()
|
| H A D | xlnx-zynqmp-crf.c | 28 qemu_set_irq(s->irq_ir, pending); in ir_update_irq()
|
| H A D | omap_gpmc.c | 111 qemu_set_irq(s->irq, s->lastirq); in omap_gpmc_int_update()
118 qemu_set_irq(s->drq, value); in omap_gpmc_dma_update()
|
| /openbmc/qemu/hw/adc/ |
| H A D | zynq-xadc.c | 89 qemu_set_irq(s->irq, !!(s->regs[INT_STS] & ~s->regs[INT_MASK])); in zynq_xadc_update_ints()
|
| /openbmc/qemu/hw/timer/ |
| H A D | mss-timer.c | 66 qemu_set_irq(st->irq, (ier && isr)); in timer_update_irq()
|
| H A D | aspeed_timer.c | 167 qemu_set_irq(t->irq, t->level); in calculate_next()
208 qemu_set_irq(t->irq, t->level); in aspeed_timer_expire()
|
| H A D | arm_mptimer.c | 58 qemu_set_irq(tb->irq, tb->status && (tb->control & 4)); in timerblock_update_irq()
|
| H A D | stellaris-gptm.c | 22 qemu_set_irq(s->irq, level); in gptm_update_irq()
|
| /openbmc/qemu/hw/rtc/ |
| H A D | pl031.c | 48 qemu_set_irq(s->irq, flags); in pl031_update()
|
| /openbmc/qemu/hw/usb/ |
| H A D | tusb6010.c | 250 qemu_set_irq(s->irq, s->intr & ~s->mask & s->intr_ok); in tusb_intr_update()
252 qemu_set_irq(s->irq, (!(s->intr & ~s->mask)) & s->intr_ok); in tusb_intr_update()
|
| /openbmc/qemu/hw/ssi/ |
| H A D | ibex_spi_host.c | 210 qemu_set_irq(s->host_err, err_irq); in ibex_spi_host_irq()
235 qemu_set_irq(s->event, event_irq); in ibex_spi_host_irq()
|
| H A D | pl022.c | 70 qemu_set_irq(s->irq, (s->is & s->im) != 0); in pl022_update()
|
| /openbmc/qemu/hw/intc/ |
| H A D | grlib_irqmp.c | 101 qemu_set_irq(state->parent->irq, level1 ?: level0); in grlib_irqmp_check_irqs()
|
| /openbmc/qemu/hw/sensor/ |
| H A D | tmp105.c | 32 qemu_set_irq(s->pin, s->alarm ^ ((~s->config >> 2) & 1)); /* POL */ in tmp105_interrupt_update()
|
| /openbmc/qemu/hw/pci-host/ |
| H A D | articia.c | 143 qemu_set_irq(s->irq[n], level); in articia_pcihost_set_irq()
|
| /openbmc/qemu/hw/char/ |
| H A D | mcf_uart.c | 78 qemu_set_irq(s->irq, (s->isr & s->imr) != 0); in OBJECT_DECLARE_SIMPLE_TYPE()
|
| /openbmc/qemu/hw/arm/ |
| H A D | omap2.c | 95 qemu_set_irq(s->irq, (s->codec.config[1] >> 14) & 1); /* AURDI */ in omap_eac_interrupt_update()
100 qemu_set_irq(s->codec.rxdrq, (s->codec.rxavail || s->codec.rxlen) && in omap_eac_in_dmarequest_update()
106 qemu_set_irq(s->codec.txdrq, s->codec.txlen < s->codec.txavail && in omap_eac_out_dmarequest_update()
646 qemu_set_irq(s->irq, s->irqst & s->irqen); in omap_sti_interrupt_update()
1056 qemu_set_irq(s->irq[dom], s->irqst[dom] & s->irqen[dom]); in omap_prcm_int_update()
|