Home
last modified time | relevance | path

Searched refs:iommu (Results 176 – 200 of 450) sorted by relevance

12345678910>>...18

/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/instmem/
H A Dgk20a.c589 if (tdev->iommu.domain) { in gk20a_instmem_new()
590 imem->mm_mutex = &tdev->iommu.mutex; in gk20a_instmem_new()
591 imem->mm = &tdev->iommu.mm; in gk20a_instmem_new()
592 imem->domain = tdev->iommu.domain; in gk20a_instmem_new()
593 imem->iommu_pgshift = tdev->iommu.pgshift; in gk20a_instmem_new()
/openbmc/linux/drivers/gpu/host1x/
H A Dcontext.c134 if (cd->dev.iommu->iommu_dev != dev->iommu->iommu_dev) in host1x_memory_context_alloc()
/openbmc/linux/drivers/gpu/drm/nouveau/include/nvkm/core/
H A Dtegra.h28 } iommu; member
/openbmc/linux/drivers/iommu/
H A Ddma-iommu.h22 dev->iommu->pci_32bit_workaround = !iommu_dma_forcedac; in iommu_dma_set_pci_32bit_workaround()
H A Dmsm_iommu.h60 struct iommu_device iommu; member
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3288.dtsi987 iep_mmu: iommu@ff900800 {
993 #iommu-cells = <0>;
997 isp_mmu: iommu@ff914000 {
1003 #iommu-cells = <0>;
1057 vopb_mmu: iommu@ff930300 {
1064 #iommu-cells = <0>;
1106 vopl_mmu: iommu@ff940300 {
1113 #iommu-cells = <0>;
1280 vpu_mmu: iommu@ff9a0800 {
1286 #iommu-cells = <0>;
[all …]
H A Drk322x.dtsi627 vpu_mmu: iommu@20020800 {
628 compatible = "rockchip,iommu";
634 #iommu-cells = <0>;
650 vdec_mmu: iommu@20030480 {
651 compatible = "rockchip,iommu";
657 #iommu-cells = <0>;
683 vop_mmu: iommu@20053f00 {
684 compatible = "rockchip,iommu";
690 #iommu-cells = <0>;
705 iep_mmu: iommu@20070800 {
[all …]
/openbmc/linux/arch/arm64/boot/dts/renesas/
H A Dr8a774c0.dtsi855 #iommu-cells = <1>;
863 #iommu-cells = <1>;
866 ipmmu_hc: iommu@e6570000 {
871 #iommu-cells = <1>;
880 #iommu-cells = <1>;
888 #iommu-cells = <1>;
896 #iommu-cells = <1>;
904 #iommu-cells = <1>;
912 #iommu-cells = <1>;
920 #iommu-cells = <1>;
[all …]
H A Dr8a77990.dtsi879 #iommu-cells = <1>;
887 #iommu-cells = <1>;
895 #iommu-cells = <1>;
904 #iommu-cells = <1>;
912 #iommu-cells = <1>;
920 #iommu-cells = <1>;
928 #iommu-cells = <1>;
936 #iommu-cells = <1>;
944 #iommu-cells = <1>;
952 #iommu-cells = <1>;
[all …]
H A Dr8a779a0.dtsi2153 #iommu-cells = <1>;
2162 #iommu-cells = <1>;
2171 #iommu-cells = <1>;
2180 #iommu-cells = <1>;
2189 #iommu-cells = <1>;
2198 #iommu-cells = <1>;
2207 #iommu-cells = <1>;
2216 #iommu-cells = <1>;
2225 #iommu-cells = <1>;
2234 #iommu-cells = <1>;
[all …]
H A Dr8a77961.dtsi1059 #iommu-cells = <1>;
1067 #iommu-cells = <1>;
1075 #iommu-cells = <1>;
1083 #iommu-cells = <1>;
1092 #iommu-cells = <1>;
1100 #iommu-cells = <1>;
1108 #iommu-cells = <1>;
1116 #iommu-cells = <1>;
1124 #iommu-cells = <1>;
1132 #iommu-cells = <1>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dmediatek,smi-common.yaml14 The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml
22 register which control the iommu port is at each larb's register base. But
/openbmc/linux/arch/sparc/mm/
H A DMakefile11 obj-$(CONFIG_SPARC32) += srmmu.o iommu.o io-unit.o
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Db4si-post.dtsi65 fsl,iommu-parent = <&pamu0>;
351 iommu@20000 {
409 fsl,iommu-parent = <&pamu0>;
415 fsl,iommu-parent = <&pamu0>;
422 fsl,iommu-parent = <&pamu1>;
434 fsl,iommu-parent = <&pamu1>;
H A Dt2080si-post.dtsi40 fsl,iommu-parent = <&pamu1>;
46 fsl,iommu-parent = <&pamu1>;
/openbmc/qemu/include/hw/pci-host/
H A Dsabre.h37 IOMMUState *iommu; member
/openbmc/linux/Documentation/arch/x86/
H A Dindex.rst26 iommu
/openbmc/u-boot/arch/arm/dts/
H A Dr8a77995.dtsi449 #iommu-cells = <1>;
457 #iommu-cells = <1>;
465 #iommu-cells = <1>;
474 #iommu-cells = <1>;
482 #iommu-cells = <1>;
490 #iommu-cells = <1>;
498 #iommu-cells = <1>;
506 #iommu-cells = <1>;
514 #iommu-cells = <1>;
522 #iommu-cells = <1>;
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dsamsung,s5p-mfc.yaml50 iommu-names:
183 iommu-names = "left", "right";
/openbmc/linux/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,exynos5433-decon.yaml63 iommu-names:
132 iommu-names = "m0", "m1";
/openbmc/linux/arch/arm/mm/
H A Ddma-mapping-nommu.c37 const struct iommu_ops *iommu, bool coherent) in arch_setup_dma_ops() argument
/openbmc/linux/arch/arc/mm/
H A Ddma.c94 const struct iommu_ops *iommu, bool coherent) in arch_setup_dma_ops() argument
/openbmc/linux/Documentation/translations/zh_CN/userspace-api/
H A Dindex.rst40 * iommu
/openbmc/qemu/hw/intc/
H A Dioapic.c436 X86IOMMUState *iommu = x86_iommu_get_default(); in ioapic_machine_done_notify() local
437 if (iommu) { in ioapic_machine_done_notify()
441 x86_iommu_iec_register_notifier(iommu, ioapic_iec_notifier, s); in ioapic_machine_done_notify()
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916.dtsi1811 apps_iommu: iommu@1ef0000 {
1814 #iommu-cells = <1>;
1815 compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
1824 iommu-ctx@3000 {
1831 iommu-ctx@4000 {
1838 iommu-ctx@5000 {
1845 gpu_iommu: iommu@1f08000 {
1848 #iommu-cells = <1>;
1849 compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
1857 iommu-ctx@1000 {
[all …]

12345678910>>...18