Home
last modified time | relevance | path

Searched refs:interconnect (Results 226 – 245 of 245) sorted by relevance

12345678910

/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsm6375.dtsi11 #include <dt-bindings/interconnect/qcom,osm-l3.h>
1769 cpucp_l3: interconnect@fd90000 {
1775 #interconnect-cells = <1>;
/openbmc/u-boot/board/freescale/t208xqds/
H A DREADME14 - Hierarchical interconnect fabric
/openbmc/linux/Documentation/driver-api/
H A Dedac.rst117 interconnect called the "interposer". Therefore, HBM's characteristics
/openbmc/linux/Documentation/devicetree/bindings/soc/ti/
H A Dti,pruss.yaml53 corresponding interconnect bus nodes or target-module nodes.
/openbmc/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-a64.dtsi1163 #interconnect-cells = <1>;
1223 interconnect-names = "dma-mem";
/openbmc/u-boot/doc/
H A DREADME.b4860qds29 CoreNet fabric interconnect runs at 667 MHz and supports coherent and
/openbmc/linux/Documentation/admin-guide/
H A Dperf-security.rst33 memory controller (IMC), interconnect (QPI/UPI) or peripheral (PCIe)
H A Ddevices.txt2996 233 char PathScale InfiniPath interconnect
/openbmc/linux/Documentation/networking/devlink/
H A Ddevlink-port.rst28 - This indicates a DSA interconnect port.
/openbmc/linux/Documentation/arch/arm/stm32/
H A Dstm32-dma-mdma-chaining.rst69 .. table:: STM32 MDMA interconnect table with STM32 DMA
/openbmc/linux/arch/riscv/boot/dts/allwinner/
H A Dsunxi-d1s-t113.dtsi445 #interconnect-cells = <1>;
/openbmc/u-boot/arch/arm/dts/
H A Ddra7.dtsi129 * XXX: Use a flat representation of the SOC interconnect.
130 * The real OMAP interconnect network is quite complex.
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsunxi-h3-h5.dtsi588 #interconnect-cells = <1>;
/openbmc/linux/arch/arm64/
H A DKconfig463 …53: 827319: Data cache clean instructions might cause overlapping transactions to the interconnect"
474 interconnect reorders the two transactions.
491 to a coherent interconnect.
514 present when it is connected to a coherent interconnect.
/openbmc/qemu/docs/system/devices/
H A Dcxl.rst3 From the view of a single host, CXL is an interconnect standard that
/openbmc/linux/Documentation/arch/ia64/
H A Derr_inject.rst706 case 4: // Bus/system interconnect
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-driver-ufs297 This is one of the UFS interconnect descriptor parameters.
308 This is one of the UFS interconnect descriptor parameters.
/openbmc/linux/Documentation/dev-tools/
H A Dkgdb.rst78 Next you should choose one of more I/O drivers to interconnect debugging
/openbmc/u-boot/cmd/
H A DKconfig1128 Interface) busses, a on-chip interconnect specification for managing
/openbmc/u-boot/
H A DREADME321 Defined For SoC that has cache coherent interconnect
326 Defined for SoC that has cache coherent interconnect CCN-504

12345678910