Home
last modified time | relevance | path

Searched refs:cores (Results 251 – 275 of 412) sorted by relevance

1...<<11121314151617

/openbmc/linux/tools/power/cpupower/utils/idle_monitor/
H A Dcpupower-monitor.c438 cpu_top.pkgs, cpu_top.cores, cpu_count); in cmd_monitor()
/openbmc/linux/Documentation/devicetree/bindings/riscv/
H A Dcpus.yaml23 two cores, each of which has two hyperthreads, could be described as
/openbmc/linux/Documentation/admin-guide/pm/
H A Dcpuidle.rst47 least one program at a time. The cores need not be entirely independent of each
51 time. The entire cores are CPUs in that case and if the hardware is asked to
55 units containing the core). Namely, if all of the cores in the larger unit
59 other cores in that unit.
65 the cores present themselves to software as "bundles" each consisting of
74 it may be put into an idle state as a whole (if the other cores within the
369 For example, take a processor with two cores in a larger unit referred to as
384 will start to execute the first new instruction (assuming that both cores in the
/openbmc/u-boot/board/freescale/t102xrdb/
H A DREADME14 - two e5500 cores, each with a private 256 KB L2 cache
104 - T1023 SoC integrating two 64-bit e5500 cores up to 1.4GHz
/openbmc/u-boot/board/freescale/t104xrdb/
H A DREADME40 processor cores with high-performance data path acceleration architecture
45 - Four e5500 cores, each with a private 256 KB L2 cache
/openbmc/docs/designs/
H A Dpower-systems-memory-preserving-reboot.md78 the SBE on each of the processors. SBE stops the running cores and collects the
131 systems, an additional s0 interrupt will be sent to SBE to stop the cores
/openbmc/qemu/docs/system/arm/
H A Dorangepi.rst174 they may be slow to emulate, especially due to emulating the 4 cores.
175 To help reduce the performance slow down due to emulating the 4 cores, you can
/openbmc/linux/Documentation/admin-guide/sysctl/
H A Dkernel.rst194 When collecting cores via a pipe to an application, it is occasionally
207 value are noted via the kernel log and their cores are skipped.
1641 The default cpumask is all possible cores, but if ``NO_HZ_FULL`` is
1642 enabled in the kernel config, and cores are specified with the
1643 ``nohz_full=`` boot argument, those cores are excluded by default.
1644 Offline cores can be included in this mask, and if the core is later
1648 to re-enable cores that by default were not running the watchdog,
1649 if a kernel lockup was suspected on those cores.
1652 so for example to enable the watchdog on cores 0, 2, 3, and 4 you
/openbmc/linux/Documentation/networking/device_drivers/ethernet/stmicro/
H A Dstmmac.rst319 Timestamps, new GMAC cores support the advanced timestamp features.
470 30) HW uses GMAC>4 cores::
494 36) HW uses XGMAC>2.10 cores::
/openbmc/qemu/hw/core/
H A Dmachine.c872 .has_cores = true, .cores = ms->smp.cores, in machine_get_smp()
1148 ms->smp.cores = 1; in machine_initfn()
/openbmc/openbmc/poky/documentation/dev-manual/
H A Dspeeding-up-build.rst30 As mentioned, these variables all scale to the number of processor cores
/openbmc/linux/Documentation/devicetree/bindings/power/
H A Drockchip,power-controller.yaml22 IP cores belonging to a power domain should contain a
H A Dmediatek,power-controller.yaml17 IP cores belonging to a power domain should contain a 'power-domains'
/openbmc/linux/drivers/crypto/caam/
H A DKconfig122 than job ring interface when the number of cores are more than the
/openbmc/ipmitool/lib/
H A Dipmi_dcmi.c2607 uint16_t cores; in ipmi_nm_policy() local
2698 if (str2ushort(argv[1], &cores) < 0) { in ipmi_nm_policy()
2702 if ((cores < 1) || (cores > 127)) { in ipmi_nm_policy()
2707 policy.policy_limits = cores << 1; in ipmi_nm_policy()
/openbmc/linux/arch/arm/mm/
H A DKconfig358 bool "Accept early Feroceon cores with an ARM926 ID"
362 This enables the usage of some old Feroceon cores
802 bool "Workaround for I-Cache line size mismatch between CPU cores"
806 LITTLE and big cores. Say Y here to enable a workaround for
822 Some cores are synthesizable to have various sized cache. For
/openbmc/linux/Documentation/admin-guide/hw-vuln/
H A Dprocessor_mmio_stale_data.rst38 shared by all client cores. For non-coherent reads that go to sideband
48 buffer, the primary response buffer is shared by all client cores. For some
/openbmc/linux/kernel/sched/
H A Dtopology.c1282 int cpu, cores = 0, max_cpu = -1; in init_sched_groups_capacity() local
1288 cores++; in init_sched_groups_capacity()
1293 sg->cores = cores; in init_sched_groups_capacity()
/openbmc/linux/include/linux/bcma/
H A Dbcma.h351 struct list_head cores; member
/openbmc/linux/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/
H A Dethernet-driver.rst121 DPCONs are used to distribute ingress traffic to different CPUs via the cores'
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dbaikal,bt1-ccu-div.yaml33 | +----+------|- MIPS P5600 cores
/openbmc/qemu/
H A D.travis.yml50 # https://travis-ci.community/t/nproc-reports-32-cores-on-arm64/5851
/openbmc/linux/Documentation/devicetree/bindings/cpufreq/
H A Dcpufreq-qcom-hw.yaml195 # On some SoCs the Prime core shares the LMH irq with Big cores
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,k3-dsp-rproc.yaml20 cores in the K3 SoCs are usually either a TMS320C66x CorePac processor or a
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8qxp.dtsi58 /* We have 1 clusters with 4 Cortex-A35 cores */

1...<<11121314151617