Home
last modified time | relevance | path

Searched refs:ccm (Results 101 – 125 of 196) sorted by relevance

12345678

/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimxrt1050-clock.yaml20 const: fsl,imxrt1050-ccm
53 compatible = "fsl,imxrt1050-ccm";
H A Dimx93-clock.yaml19 - fsl,imx93-ccm
57 compatible = "fsl,imx93-ccm";
H A Dimx6sll-clock.yaml14 const: fsl,imx6sll-ccm
60 compatible = "fsl,imx6sll-ccm";
H A Dimx6ul-clock.yaml14 const: fsl,imx6ul-ccm
60 compatible = "fsl,imx6ul-ccm";
H A Dimx7d-clock.yaml20 const: fsl,imx7d-ccm
58 compatible = "fsl,imx7d-ccm";
H A Dimx6sx-clock.yaml14 const: fsl,imx6sx-ccm
64 compatible = "fsl,imx6sx-ccm";
H A Dimx35-clock.yaml105 const: fsl,imx35-ccm
127 compatible = "fsl,imx35-ccm";
H A Dimx31-clock.yaml81 const: fsl,imx31-ccm
108 compatible = "fsl,imx31-ccm";
H A Dimx6q-clock.yaml14 const: fsl,imx6q-ccm
68 compatible = "fsl,imx6q-ccm";
H A Dimx25-clock.yaml152 const: fsl,imx25-ccm
174 compatible = "fsl,imx25-ccm";
/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dsoc.c370 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR; in arch_cpu_init() local
436 setbits_le32(&ccm->cscmr1, MXC_CCM_CSCMR1_PER_CLK_SEL_MASK); in arch_cpu_init()
441 setbits_le32(&ccm->cscdr1, MXC_CCM_CSCDR1_UART_CLK_SEL); in arch_cpu_init()
561 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR; in s_init() local
582 reg = readl(&ccm->cbcmr); in s_init()
/openbmc/qemu/hw/arm/
H A Dfsl-imx6ul.c49 object_initialize_child(obj, "ccm", &s->ccm, TYPE_IMX6UL_CCM); in fsl_imx6ul_init()
209 s->gpt[i].ccm = IMX_CCM(&s->ccm); in fsl_imx6ul_realize()
234 s->epit[i].ccm = IMX_CCM(&s->ccm); in fsl_imx6ul_realize()
298 sysbus_realize(SYS_BUS_DEVICE(&s->ccm), &error_abort); in fsl_imx6ul_realize()
299 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ccm), 0, FSL_IMX6UL_CCM_ADDR); in fsl_imx6ul_realize()
H A Dallwinner-a10.c72 object_initialize_child(obj, "ccm", &s->ccm, TYPE_AW_A10_CCM); in aw_a10_init()
138 sysbus_realize(SYS_BUS_DEVICE(&s->ccm), &error_fatal); in aw_a10_realize()
139 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ccm), 0, AW_A10_CCM_BASE); in aw_a10_realize()
/openbmc/u-boot/drivers/net/
H A Dsun8i_emac.c644 struct sunxi_ccm_reg *ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE; in sun8i_emac_board_setup() local
650 setbits_le32(&ccm->bus_gate4, in sun8i_emac_board_setup()
654 setbits_le32(&ccm->ahb_reset2_cfg, in sun8i_emac_board_setup()
661 setbits_le32(&ccm->ahb_reset1_cfg, BIT(AHB_RESET_OFFSET_GMAC)); in sun8i_emac_board_setup()
664 setbits_le32(&ccm->ahb_gate1, BIT(AHB_GATE_OFFSET_GMAC)); in sun8i_emac_board_setup()
667 setbits_le32(&ccm->gmac_clk_cfg, in sun8i_emac_board_setup()
670 setbits_le32(&ccm->gmac_clk_cfg, in sun8i_emac_board_setup()
674 setbits_le32(&ccm->ahb_gate0, BIT(AHB_GATE_OFFSET_GMAC)); in sun8i_emac_board_setup()
677 setbits_le32(&ccm->ahb_reset0_cfg, BIT(AHB_RESET_OFFSET_GMAC)); in sun8i_emac_board_setup()
/openbmc/u-boot/board/toradex/apalis_imx6/
H A Dapalis_imx6.c1149 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR; in ccgr_init() local
1151 writel(0x00C03F3F, &ccm->CCGR0); in ccgr_init()
1152 writel(0x0030FC03, &ccm->CCGR1); in ccgr_init()
1153 writel(0x0FFFFFF3, &ccm->CCGR2); in ccgr_init()
1154 writel(0x3FF0300F, &ccm->CCGR3); in ccgr_init()
1155 writel(0x00FFF300, &ccm->CCGR4); in ccgr_init()
1156 writel(0x0F0000F3, &ccm->CCGR5); in ccgr_init()
1157 writel(0x000003FF, &ccm->CCGR6); in ccgr_init()
1168 writel(0x000000FB, &ccm->ccosr); in ccgr_init()
/openbmc/u-boot/board/congatec/cgtqmx6eval/
H A Dcgtqmx6eval.c947 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR; in ccgr_init() local
949 writel(0x00C03F3F, &ccm->CCGR0); in ccgr_init()
950 writel(0x0030FC03, &ccm->CCGR1); in ccgr_init()
951 writel(0x0FFFC000, &ccm->CCGR2); in ccgr_init()
952 writel(0x3FF00000, &ccm->CCGR3); in ccgr_init()
953 writel(0x00FFF300, &ccm->CCGR4); in ccgr_init()
954 writel(0x0F0000C3, &ccm->CCGR5); in ccgr_init()
955 writel(0x000003FF, &ccm->CCGR6); in ccgr_init()
/openbmc/linux/drivers/crypto/nx/
H A Dnx-aes-ccm.c64 memcpy(nx_ctx->priv.ccm.nonce, in_key + key_len, 3); in ccm4309_aes_nx_set_key()
192 b1 = nx_ctx->priv.ccm.iauth_tag; in generate_pat()
334 struct nx_ccm_priv *priv = &nx_ctx->priv.ccm; in ccm_nx_decrypt()
484 memcpy(iv + 1, nx_ctx->priv.ccm.nonce, 3); in ccm4309_aes_nx_encrypt()
508 memcpy(iv + 1, nx_ctx->priv.ccm.nonce, 3); in ccm4309_aes_nx_decrypt()
/openbmc/qemu/include/hw/timer/
H A Dimx_epit.h71 IMXCCMState *ccm; member
/openbmc/u-boot/arch/arm/cpu/arm1136/mx31/
H A Dgeneric.c185 struct clock_control_regs *ccm = in get_reset_cause() local
188 u32 cause = readl(&ccm->rcsr) & 0x07; in get_reset_cause()
/openbmc/qemu/include/hw/arm/
H A Dallwinner-a10.h35 AwA10ClockCtlState ccm; member
H A Dstm32f405_soc.h66 MemoryRegion ccm; member
/openbmc/u-boot/arch/m68k/cpu/mcf532x/
H A Dcpu_init.c96 ccm_t *ccm = (ccm_t *) MMAP_CCM; in cpu_init_r() local
108 setbits_be16(&ccm->misccr, CCM_MISCCR_FECM); in cpu_init_r()
110 clrbits_be16(&ccm->misccr, CCM_MISCCR_FECM); in cpu_init_r()
/openbmc/linux/drivers/net/ethernet/netronome/nfp/bpf/
H A Dcmsg.c101 skb = nfp_ccm_communicate(&bpf->ccm, skb, NFP_CCM_TYPE_BPF_MAP_ALLOC, in nfp_bpf_ctrl_alloc_map()
136 skb = nfp_ccm_communicate(&bpf->ccm, skb, NFP_CCM_TYPE_BPF_MAP_FREE, in nfp_bpf_ctrl_free_map()
333 skb = nfp_ccm_communicate(&bpf->ccm, skb, op, 0); in nfp_bpf_ctrl_entry_op()
460 nfp_ccm_rx(&bpf->ccm, skb); in nfp_bpf_ctrl_msg_rx()
/openbmc/linux/drivers/iommu/
H A Dfsl_pamu.c590 void __iomem *ccm = NULL; in create_csd() local
642 ccm = of_iomap(np, 0); in create_csd()
643 if (!ccm) { in create_csd()
649 csdids = ccm + 0x600; in create_csd()
702 if (ccm) in create_csd()
703 iounmap(ccm); in create_csd()
/openbmc/qemu/hw/misc/
H A Dimx25_ccm.c298 IMXCCMClass *ccm = IMX_CCM_CLASS(klass); in imx25_ccm_class_init() local
304 ccm->get_clock_frequency = imx25_ccm_get_clock_frequency; in imx25_ccm_class_init()

12345678