| /openbmc/u-boot/include/configs/ |
| H A D | cm_fx6.h | 171 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | embestmx6boards.h | 46 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | pico-imx7d.h | 34 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | display5.h | 77 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | novena.h | 64 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | ge_bx50v3.h | 67 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | imx8mq_evk.h | 87 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | gw_ventana.h | 122 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | apalis_imx6.h | 69 #define CONFIG_FEC_XCV_TYPE RGMII
|
| H A D | nitrogen6x.h | 50 #define CONFIG_FEC_XCV_TYPE RGMII
|
| /openbmc/u-boot/board/freescale/c29xpcie/ |
| H A D | README | 20 - eTSEC1, RGMII: one 10/100/1000 port
21 - eTSEC2, RGMII: one 10/100/1000 port
|
| /openbmc/linux/arch/powerpc/boot/dts/ |
| H A D | kmeter1.dts | 314 /* ESTAR-1 (UCC1, MDIO 0x10, RGMII) */
330 /* ESTAR-2 (UCC2, MDIO 0x11, RGMII) */
457 /* ESTAR-1 (UCC1, MDIO 0x10, RGMII) */
464 /* ESTAR-2 (UCC2, MDIO 0x11, RGMII) */
|
| /openbmc/linux/drivers/phy/microchip/ |
| H A D | lan966x_serdes.c | 99 SERDES_MUX_RGMII(RGMII(0), 2, HSIO_HW_CFG_RGMII_0_CFG |
105 SERDES_MUX_RGMII(RGMII(1), 3, HSIO_HW_CFG_RGMII_1_CFG |
111 SERDES_MUX_RGMII(RGMII(0), 5, HSIO_HW_CFG_RGMII_0_CFG |
117 SERDES_MUX_RGMII(RGMII(1), 6, HSIO_HW_CFG_RGMII_1_CFG |
|
| /openbmc/u-boot/board/zyxel/nsa310s/ |
| H A D | kwbimage.cfg | 15 # Configure RGMII-0 interface pad voltage to 1.8V
|
| /openbmc/linux/Documentation/devicetree/bindings/clock/ |
| H A D | starfive,jh7100-clkgen.yaml | 25 - description: RGMII RX clock (125 MHz)
|
| /openbmc/linux/drivers/net/pcs/ |
| H A D | Kconfig | 33 on RZ/N1 SoCs. This PCS converts MII to RMII/RGMII or can be set in
|
| /openbmc/u-boot/board/freescale/t104xrdb/ |
| H A D | README | 23 - 2 RGMII's on DTSEC4, DTSEC5
62 - Two RGMII interfaces or one RGMII and one MII interfaces
112 - Two on-board RGMII 10/100/1G ethernet ports.
144 - Two on-board RGMII 10/100/1G ethernet ports.
|
| /openbmc/u-boot/board/freescale/t1040qds/ |
| H A D | README | 31 - Two RGMII interfaces or one RGMII and one MII interfaces
70 - Two on-board RGMII 10/100/1G ethernet ports.
|
| /openbmc/linux/arch/arm64/boot/dts/freescale/ |
| H A D | fsl-ls1028a-kontron-sl28-var4.dts | 6 * extends the base and provides one more port connected via RGMII.
|
| /openbmc/linux/Documentation/devicetree/bindings/phy/ |
| H A D | ti,phy-gmii-sel.yaml | 15 two 10/100/1000 Ethernet ports with selectable G/MII, RMII, and RGMII interfaces.
36 | | | RGMII <------->
|
| /openbmc/linux/Documentation/devicetree/bindings/net/ |
| H A D | amlogic,meson-dwmac.yaml | 63 The internal RGMII TX clock delay (provided by this driver) in
81 The internal RGMII RX clock delay in nanoseconds. Deprecated, use
|
| H A D | vertexcom-mse102x.yaml | 14 They can be connected either via RGMII, RMII or SPI to a host CPU.
|
| /openbmc/openbmc/meta-phosphor/dynamic-layers/aspeed-layer/recipes-bsp/u-boot/files/ |
| H A D | 0006-aspeed-Enable-SPI-master-mode-by-default.patch | 8 In some systems, the RGMII/NCSI interface will use the pin.
|
| /openbmc/linux/Documentation/devicetree/bindings/net/dsa/ |
| H A D | arrow,xrs700x.yaml | 18 RGMII ports and one RMII port and are managed via i2c or mdio.
|
| /openbmc/linux/arch/arm64/boot/dts/amlogic/ |
| H A D | meson-gxm-q200.dts | 53 /* External PHY is in RGMII */
|