| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_dwb.c | 32 #define REG(reg)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_hubp.c | 35 #define REG(reg)\ macro
452 if (REG(UCLK_PSTATE_FORCE)) in hubp3_read_state()
455 if (REG(DCHUBP_CNTL)) in hubp3_read_state()
|
| H A D | dcn30_optc.c | 35 #define REG(reg)\ macro
251 if (REG(OPTC_MEMORY_CONFIG)) in optc3_set_odm_combine()
|
| H A D | dcn30_vpg.c | 34 #define REG(reg)\ macro
|
| /openbmc/linux/Documentation/ABI/testing/ |
| H A D | sysfs-driver-pciback | 7 the format of DDDD:BB:DD.F-REG:SIZE:MASK will allow the guest
|
| /openbmc/linux/arch/sparc/net/ |
| H A D | bpf_jit_comp_64.c | 136 #define SETHI(K, REG) \ argument
137 (F2(0, 0x4) | RD(REG) | (((K) >> 10) & 0x3fffff))
138 #define OR_LO(K, REG) \ argument
139 (F3(2, 0x02) | IMMED | RS1(REG) | ((K) & 0x3ff) | RD(REG))
643 #define emit_read_y(REG, CTX) emit(RD_Y | RD(REG), CTX) argument
644 #define emit_write_y(REG, CTX) emit(WR_Y | IMMED | RS1(REG) | S13(0), CTX) argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce60/ |
| H A D | dce60_clk_mgr.c | 46 #define REG(reg) \ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dce110/ |
| H A D | hw_factory_dce110.c | 45 #define REG(reg_name)\ macro
|
| /openbmc/linux/drivers/net/ipa/ |
| H A D | reg.h | 29 #define REG(__NAME, __reg_id, __offset) \ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| H A D | dcn201_mpc.c | 29 #define REG(reg)\ macro
|
| H A D | dcn201_hubp.c | 32 #define REG(reg)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| H A D | dcn31_dccg.c | 34 #define REG(reg) \ macro
384 if (REG(DSCCLK3_DTO_PARAM)) { in dccg31_disable_dscclk()
428 if (REG(DSCCLK3_DTO_PARAM)) { in dccg31_enable_dscclk()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dce80/ |
| H A D | hw_factory_dce80.c | 41 #define REG(reg_name)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dce60/ |
| H A D | hw_factory_dce60.c | 41 #define REG(reg_name)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| H A D | dcn21_hubp.c | 36 #define REG(reg)\ macro
393 if (REG(NOM_PARAMETERS_0)) in hubp21_validate_dml_output()
396 if (REG(NOM_PARAMETERS_1)) in hubp21_validate_dml_output()
411 if (REG(NOM_PARAMETERS_2)) in hubp21_validate_dml_output()
414 if (REG(NOM_PARAMETERS_3)) in hubp21_validate_dml_output()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dce120/ |
| H A D | hw_factory_dce120.c | 60 #define REG(reg_name)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dccg.c | 35 #define REG(reg) \ macro
|
| H A D | dcn20_optc.c | 30 #define REG(reg)\ macro
213 if (REG(OPTC_MEMORY_CONFIG)) in optc2_set_odm_combine()
|
| /openbmc/linux/drivers/pinctrl/cirrus/ |
| H A D | pinctrl-lochnagar.c | 52 #define LN_PIN_GPIO(REV, ID, NAME, REG, SHIFT, INVERT) \ argument
54 .name = NAME, .type = LN_PTYPE_GPIO, .reg = LOCHNAGAR##REV##_##REG, \
68 #define LN1_PIN_GPIO(ID, NAME, REG, SHIFT, INVERT) \ argument
69 LN_PIN_GPIO(1, ID, NAME, REG, SHIFT, INVERT)
77 #define LN2_PIN_GPIO(ID, NAME, REG, SHIFT, INVERT) \ argument
78 LN_PIN_GPIO(2, ID, NAME, REG, SHIFT, INVERT)
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/ |
| H A D | dce120_hw_sequencer.c | 42 #define REG(reg)\ macro
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn301/ |
| H A D | dcn301_optc.c | 35 #define REG(reg)\ macro
|
| /openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx6ull-dhcor-maveo-box.dts | 79 "", "", "BT-REG-ON", "",
125 "NFC-IRQ", "WL-REG-ON", "DHCOR-BOOT-M0", "DHCOR-BOOT-M1",
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_opp.c | 33 #define REG(reg)\ macro
332 if (REG(FMT_TEMPORAL_DITHER_PATTERN_CONTROL)) { in set_temporal_dither()
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| H A D | reg.h | 1263 #define MTFSF_L(REG) \ argument
1264 .long (0xfc00058e | ((0xff) << 17) | ((REG) << 11) | (1 << 25))
1266 #define MTFSF_L(REG) mtfsf 0xff, (REG) argument
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/ |
| H A D | hw_gpio.c | 39 #define REG(reg)\ macro
|