Searched refs:Max (Results 176 – 198 of 198) sorted by relevance
12345678
1846 rbps Max read bytes per second1847 wbps Max write bytes per second1848 riops Max read IO operations per second1849 wiops Max write IO operations per second
4397 pcie_bus_tune_off Disable PCIe MPS (Max Payload Size)4402 based on its parent bus. Also set MRRS (Max
833 msgstr "Max. Ruhezustand %u konnte nicht bestimmt werden\n"
72 0x3D 1 Max latency 0x00
264 2.2. Max aggregation
1027 sysex8_streams Max number of SysEx8 streams (8 bit)
149 |Chip |SDMS BIOS |Wide |SCSI std. | Max. sync | |mismatch |
967 int "Max number of recursed functions to record"
3 * PMGR Power domains for the Apple T6001 "M1 Max" SoC
683 # max-synack-queued: 5 # Max different SYN/ACKs to queue
1026 - Max limit check: Creates max supported event subscriptions and validate.
1530 A-Max www.amaxhk.com (Colormax, Amax, Napa)
254 TOTALIMAGES: 3 ;Number of Images (Max: 32)
496 ``ETHTOOL_A_LINKSTATE_SQI_MAX`` u32 Max support SQI value
324 #error Max ITCT exceeded
22004 + // Max abs value of an mv is 2^15 - 1 (i.e. a prefix len of 15 bits)23441 + // Max of 1 pu internal split - ignore if not on 8pel boundary27292 + // Max and min luminance of mastering display27305 + // Max and average light levels29524 +# Max pel value (for 8 bit we can get away with sat ops but not 9+)31793 + uint8_t patch_y1[PATCH_STRIDE * 72]; // (Max width + 8) * (max height + 8)31794 + uint8_t patch_y2[PATCH_STRIDE * 72]; // (Max width + 8) * (max height + 8)31823 + uint8_t patch_y1[PATCH_STRIDE * 72]; // (Max width + 8) * (max height + 8)38874 +// Max jobs per frame thread. Actual usage will be limited by the size38914 +// Max width & height we are prepared to consider[all …]
1933 /* Vector Integer Min/Max Instructions */
618 user is likely to get an error as they exceed their mlock limit (Max locked
2246 Max. number of packets per URB (default: 8)
2797 Max number of Flash memory banks2800 Max number of sectors on a Flash chip
1373 SCBs: Active 0, Max Active 2,
1063 Intel Turbo Boost Max Technology 3.0 enabled CPUs have a
7661 M: Max Staudt <max@enpas.org>10100 M: Max Staudt <max@enpas.org>11160 M: Max Gurtovoy <mgurtovoy@nvidia.com>21274 M: Max Filippov <jcmvbkbc@gmail.com>21517 M: Max Filippov <jcmvbkbc@gmail.com>23817 M: Max Filippov <jcmvbkbc@gmail.com>