Home
last modified time | relevance | path

Searched refs:HCLK_IEP (Results 1 – 25 of 31) sorted by relevance

12

/openbmc/linux/include/dt-bindings/clock/
H A Drk3128-cru.h138 #define HCLK_IEP 468 macro
H A Drk3228-cru.h137 #define HCLK_IEP 468 macro
H A Drv1108-cru.h153 #define HCLK_IEP 334 macro
H A Drk3328-cru.h200 #define HCLK_IEP 339 macro
H A Drk3288-cru.h186 #define HCLK_IEP 468 macro
H A Drk3368-cru.h173 #define HCLK_IEP 468 macro
H A Drockchip,rv1126-cru.h283 #define HCLK_IEP 219 macro
H A Drk3399-cru.h317 #define HCLK_IEP 477 macro
H A Drk3568-cru.h310 #define HCLK_IEP 247 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Drk3288-cru.h178 #define HCLK_IEP 468 macro
H A Drv1108-cru.h156 #define HCLK_IEP 334 macro
H A Drk3368-cru.h173 #define HCLK_IEP 468 macro
H A Drk3328-cru.h198 #define HCLK_IEP 439 macro
H A Drk3399-cru.h315 #define HCLK_IEP 477 macro
/openbmc/linux/Documentation/devicetree/bindings/power/
H A Drockchip,power-controller.yaml210 <&cru HCLK_IEP>;
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3128.c470 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),
H A Dclk-rk3228.c544 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0, RK2928_CLKGATE_CON(13), 3, GFLAGS),
H A Dclk-rk3328.c716 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0, RK3328_CLKGATE_CON(21), 7, GFLAGS),
H A Dclk-rv1108.c450 GATE(HCLK_IEP, "hclk_iep", "hclk_vio_pre", 0,
H A Dclk-rk3368.c742 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK3368_CLKGATE_CON(16), 3, GFLAGS),
H A Dclk-rk3288.c790 GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 3, GFLAGS),
H A Dclk-rv1126.c759 GATE(HCLK_IEP, "hclk_iep", "hclk_pdvo", 0,
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk322x.dtsi205 <&cru HCLK_IEP>,
709 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
H A Drv1126.dtsi209 <&cru HCLK_IEP>,
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3368.dtsi661 <&cru HCLK_IEP>,
827 clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;

12