Searched hist:edd3a59d (Results 1 – 7 of 7) sorted by relevance
/openbmc/qemu/hw/misc/ |
H A D | allwinner-a10-dramc.c | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
H A D | Kconfig | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
H A D | meson.build | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
/openbmc/qemu/include/hw/misc/ |
H A D | allwinner-a10-dramc.h | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
/openbmc/qemu/include/hw/arm/ |
H A D | allwinner-a10.h | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
/openbmc/qemu/hw/arm/ |
H A D | allwinner-a10.c | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
H A D | Kconfig | edd3a59d Mon Dec 26 16:02:58 CST 2022 Strahinja Jankovic <strahinjapjankovic@gmail.com> hw/misc: Allwinner A10 DRAM Controller Emulation
During SPL boot several DRAM Controller registers are used. Most important registers are those related to DRAM initialization and calibration, where SPL initiates process and waits until certain bit is set/cleared.
This patch adds these registers, initializes reset values from user's guide and updates state of registers as SPL expects it.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
Reviewed-by: Niek Linnenbank <nieklinnenbank@gmail.com> Message-id: 20221226220303.14420-3-strahinja.p.jankovic@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|