Home
last modified time | relevance | path

Searched hist:e79d27cb (Results 1 – 1 of 1) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Dsifive_e.ce79d27cb Thu Jul 16 04:30:56 CDT 2020 Bin Meng <bmeng.cn@gmail.com> hw/riscv: sifive_e: Correct debug block size

Currently the debug region size is set to 0x100, but according to
FE310-G000 and FE310-G002 manuals:

FE310-G000: 0x100 - 0xFFF
FE310-G002: 0x0 - 0xFFF

Change the size to 0x1000 that applies to both.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <1594891856-15474-1-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>