Searched hist:cf52db45 (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/drivers/clk/meson/ |
H A D | axg-audio.h | cf52db45 Wed Oct 02 04:15:28 CDT 2019 Jerome Brunet <jbrunet@baylibre.com> clk: meson: axg-audio: provide clk top signal name
The peripheral clock on the sm1 goes through some muxes and dividers before reaching the audio gates. To model that, without repeating our self too much, the "top" clock signal is introduced and will serve as a the parent of the gates.
On the axg and g12a, the top clock is just a pass-through to the audio peripheral clock provided by the main controller.
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> cf52db45 Wed Oct 02 04:15:28 CDT 2019 Jerome Brunet <jbrunet@baylibre.com> clk: meson: axg-audio: provide clk top signal name The peripheral clock on the sm1 goes through some muxes and dividers before reaching the audio gates. To model that, without repeating our self too much, the "top" clock signal is introduced and will serve as a the parent of the gates. On the axg and g12a, the top clock is just a pass-through to the audio peripheral clock provided by the main controller. Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
|
H A D | axg-audio.c | cf52db45 Wed Oct 02 04:15:28 CDT 2019 Jerome Brunet <jbrunet@baylibre.com> clk: meson: axg-audio: provide clk top signal name
The peripheral clock on the sm1 goes through some muxes and dividers before reaching the audio gates. To model that, without repeating our self too much, the "top" clock signal is introduced and will serve as a the parent of the gates.
On the axg and g12a, the top clock is just a pass-through to the audio peripheral clock provided by the main controller.
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> cf52db45 Wed Oct 02 04:15:28 CDT 2019 Jerome Brunet <jbrunet@baylibre.com> clk: meson: axg-audio: provide clk top signal name The peripheral clock on the sm1 goes through some muxes and dividers before reaching the audio gates. To model that, without repeating our self too much, the "top" clock signal is introduced and will serve as a the parent of the gates. On the axg and g12a, the top clock is just a pass-through to the audio peripheral clock provided by the main controller. Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
|