Searched hist:cb0cb1b0 (Results 1 – 4 of 4) sorted by relevance
| /openbmc/u-boot/drivers/clk/at91/ |
| H A D | clk-usb.c | cb0cb1b0 Thu Feb 08 21:34:50 CST 2018 Wenyou Yang <wenyou.yang@microchip.com> clk: at91: add USB Host clock driver
Add USB clock driver to configure the input clock and the divider
in the PMC_USB register to generate a 48MHz and a 12MHz signal to
the USB Host OHCI.
Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
|
| H A D | Makefile | cb0cb1b0 Thu Feb 08 21:34:50 CST 2018 Wenyou Yang <wenyou.yang@microchip.com> clk: at91: add USB Host clock driver
Add USB clock driver to configure the input clock and the divider
in the PMC_USB register to generate a 48MHz and a 12MHz signal to
the USB Host OHCI.
Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
|
| H A D | Kconfig | cb0cb1b0 Thu Feb 08 21:34:50 CST 2018 Wenyou Yang <wenyou.yang@microchip.com> clk: at91: add USB Host clock driver
Add USB clock driver to configure the input clock and the divider
in the PMC_USB register to generate a 48MHz and a 12MHz signal to
the USB Host OHCI.
Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
|
| /openbmc/u-boot/arch/arm/mach-at91/include/mach/ |
| H A D | at91_pmc.h | cb0cb1b0 Thu Feb 08 21:34:50 CST 2018 Wenyou Yang <wenyou.yang@microchip.com> clk: at91: add USB Host clock driver
Add USB clock driver to configure the input clock and the divider
in the PMC_USB register to generate a 48MHz and a 12MHz signal to
the USB Host OHCI.
Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
|