Home
last modified time | relevance | path

Searched hist:"40 a808f1" (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arc/lib/
H A Dcache.c40a808f1 Wed Apr 05 09:50:09 CDT 2017 Alexey Brodkin <abrodkin@synopsys.com> ARCv2: SLC: Make sure busy bit is set properly on SLC flushing

As reported in STAR 9001165532, an SLC control reg read (for checking
busy state) right after SLC invalidate command may incorrectly return
NOT busy causing software to NOT spin-wait while operation is underway.
(and for some reason this only happens if L1 cache is also disabled - as
required by IOC programming model)

Suggested workaround is to do an additional Control Reg read, which
ensures the 2nd read gets the right status.

Same fix made in Linux kernel:
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=c70c473396cbdec1168a6eff60e13029c0916854

Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
/openbmc/u-boot/tools/buildman/
H A Dbuilder.py9a6d2e2a Wed Apr 12 19:23:26 CDT 2017 Simon Glass <sjg@chromium.org> buildman: Handle commit subjects containing unicode

One of these has crept in in this commit:

40a808f1 ARCv2: SLC: Make sure busy bit is set properly on SLC flushing

Adjust buildman to handle it.

Signed-off-by: Simon Glass <sjg@chromium.org>