Searched hist:"0123 d3cb" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/target/ppc/ |
| H A D | translate.c | 0123d3cb Thu Jun 28 17:38:33 CDT 2018 BALATON Zoltan <balaton@eik.bme.hu> target/ppc: Relax reserved bitmask of indexed store instructions
The PPC440 User Manual says that if bit 31 is set, the contents of
CR[CR0] are undefined for indexed store instructions but this form is
not invalid. Other PPC variants confirming to recent ISA where this
bit may be reserved should ignore reserved bits and not raise invalid
instruction exception. In particular, MorphOS has an stwx instruction
with bit 31 set and fails to boot currently because of this. With this
patch it gets further.
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
|