Home
last modified time | relevance | path

Searched full:watermark (Results 1 – 25 of 408) sorted by relevance

12345678910>>...17

/openbmc/linux/drivers/iio/imu/inv_icm42600/
H A Dinv_icm42600_buffer.c166 static unsigned int inv_icm42600_wm_truncate(unsigned int watermark, in inv_icm42600_wm_truncate() argument
172 wm_size = watermark * packet_size; in inv_icm42600_wm_truncate()
182 * inv_icm42600_buffer_update_watermark - update watermark FIFO threshold
187 * FIFO watermark threshold is computed based on the required watermark values
188 * set for gyro and accel sensors. Since watermark is all about acceptable data
190 * smallest latency but this is not as simple as choosing the smallest watermark
191 * value. Latency depends on watermark and ODR. It requires several steps:
198 * 3) Since all periods are multiple of each others, watermark is computed by
206 unsigned int wm_gyro, wm_accel, watermark; in inv_icm42600_buffer_update_watermark() local
215 /* compute sensors latency, depending on sensor watermark and odr */ in inv_icm42600_buffer_update_watermark()
[all …]
H A Dinv_icm42600_buffer.h23 * @watermark: watermark configuration values for accel and gyro.
35 } watermark; member
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Dsf.c100 int i, j, watermark; in iwl_mvm_fill_sf_command() local
106 sf_cmd->watermark[SF_LONG_DELAY_ON] = cpu_to_le32(SF_W_MARK_SCAN); in iwl_mvm_fill_sf_command()
110 * capabilities of the AP station, and choose the watermark accordingly. in iwl_mvm_fill_sf_command()
133 watermark = SF_W_MARK_SISO; in iwl_mvm_fill_sf_command()
136 watermark = SF_W_MARK_MIMO2; in iwl_mvm_fill_sf_command()
139 watermark = SF_W_MARK_MIMO3; in iwl_mvm_fill_sf_command()
143 watermark = SF_W_MARK_LEGACY; in iwl_mvm_fill_sf_command()
145 /* default watermark value for unassociated mode. */ in iwl_mvm_fill_sf_command()
147 watermark = SF_W_MARK_MIMO2; in iwl_mvm_fill_sf_command()
149 sf_cmd->watermark[SF_FULL_ON] = cpu_to_le32(watermark); in iwl_mvm_fill_sf_command()
/openbmc/linux/Documentation/devicetree/bindings/mmc/
H A Dsynopsys-dw-mshc-common.yaml51 fifo-watermark-aligned:
54 watermark in PIO mode. But fifo watermark is requested to be aligned
56 data done irq. Add this watermark quirk to mark this requirement and
57 force fifo watermark setting accordingly.
/openbmc/linux/arch/arm/mach-alpine/
H A Dalpine_cpu_pm.c47 uint32_t watermark; in alpine_cpu_pm_init() local
57 watermark = readl(&al_cpu_resume_regs->watermark); in alpine_cpu_pm_init()
58 wakeup_supported = (watermark & AL_CPU_RESUME_MAGIC_NUM_MASK) in alpine_cpu_pm_init()
H A Dalpine_cpu_resume.h19 /* Watermark for validating the CPU resume struct */
20 uint32_t watermark; member
/openbmc/linux/kernel/events/
H A Dring_buffer.c233 if (unlikely(head - local_read(&rb->wakeup) > rb->watermark)) in __perf_output_begin()
234 local_add(rb->watermark, &rb->wakeup); in __perf_output_begin()
310 ring_buffer_init(struct perf_buffer *rb, long watermark, int flags) in ring_buffer_init() argument
314 if (watermark) in ring_buffer_init()
315 rb->watermark = min(max_size, watermark); in ring_buffer_init()
317 if (!rb->watermark) in ring_buffer_init()
318 rb->watermark = max_size / 2; in ring_buffer_init()
674 pgoff_t pgoff, int nr_pages, long watermark, int flags) in rb_alloc_aux() argument
685 * Watermark defaults to half the buffer, and so does the in rb_alloc_aux()
688 if (!watermark) in rb_alloc_aux()
[all …]
H A Dinternal.h32 long watermark; /* wakeup watermark */ member
81 rb_alloc(int nr_pages, long watermark, int cpu, int flags);
84 pgoff_t pgoff, int nr_pages, long watermark, int flags);
/openbmc/qemu/include/hw/char/
H A Dsifive_uart.h43 SIFIVE_UART_IE_TXWM = 1, /* Transmit watermark interrupt enable */
44 SIFIVE_UART_IE_RXWM = 2 /* Receive watermark interrupt enable */
48 SIFIVE_UART_IP_TXWM = 1, /* Transmit watermark interrupt pending */
49 SIFIVE_UART_IP_RXWM = 2 /* Receive watermark interrupt pending */
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_mmhubbub.c58 * unsigned int cli_watermark[4]; //4 group urgent watermark
59 * unsigned int pstate_watermark[4]; //4 group pstate watermark
161 /* Programming dwb watermark */ in mmhubbub2_config_mcif_arb()
162 …/* Watermark to generate urgent in MCIF_WB_CLI, value is determined by MCIF_WB_CLI_WATERMARK_MASK.… in mmhubbub2_config_mcif_arb()
177 /* Programming nb pstate watermark */ in mmhubbub2_config_mcif_arb()
238 /* set which group of pstate watermark to use and set wbif watermark change request */
251 /* Set watermark change interrupt disable bit */
260 /* Read watermark change interrupt status */
/openbmc/linux/mm/
H A Dpage_counter.c81 * inaccuracy in the watermark. in page_counter_charge()
83 if (new > READ_ONCE(c->watermark)) in page_counter_charge()
84 WRITE_ONCE(c->watermark, new); in page_counter_charge()
134 * inaccuracy in the watermark. in page_counter_try_charge()
136 if (new > READ_ONCE(c->watermark)) in page_counter_try_charge()
137 WRITE_ONCE(c->watermark, new); in page_counter_try_charge()
/openbmc/linux/drivers/iio/buffer/
H A Dindustrialio-buffer-cb.c110 size_t watermark) in iio_channel_cb_set_buffer_watermark() argument
112 if (!watermark) in iio_channel_cb_set_buffer_watermark()
114 cb_buff->buffer.watermark = watermark; in iio_channel_cb_set_buffer_watermark()
/openbmc/linux/Documentation/mm/
H A Dbalance.rst82 its watermark.
86 the number of pages falls below watermark[WMARK_MIN], the hysteric field
88 watermark[WMARK_HIGH]. When low_on_memory is set, page allocation requests will
92 pages is below watermark[WMARK_LOW]; in which case zone_wake_kswapd is also set.
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-devices-hisi_ptt45 Description: (RW) Control the allocated buffer watermark for inbound packets.
47 either when the watermark reached or when timed out.
56 Description: (RW) Control the allocated buffer watermark of outbound packets.
58 either when the watermark reached or when timed out.
/openbmc/linux/kernel/cgroup/
H A Dpids.c50 int64_t watermark; member
93 * the watermark, and this lets us avoid extra atomic overhead. in pids_update_watermark()
95 if (nr_pids > READ_ONCE(p->watermark)) in pids_update_watermark()
96 WRITE_ONCE(p->watermark, nr_pids); in pids_update_watermark()
176 * the hierarchy, but that's tolerable for the watermark. in pids_try_charge()
339 return READ_ONCE(pids->watermark); in pids_peak_read()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_mem_input_v.c666 /*Write mask to enable reading/writing of watermark set A*/ in program_urgency_watermark()
689 /*Write mask to enable reading/writing of watermark set B*/ in program_urgency_watermark()
748 /*Write mask to enable reading/writing of watermark set A*/ in program_stutter_watermark()
776 /*Write watermark set A*/ in program_stutter_watermark()
783 /*Write mask to enable reading/writing of watermark set B*/ in program_stutter_watermark()
792 /*Write watermark set B*/ in program_stutter_watermark()
828 /* Write mask to enable reading/writing of watermark set A */ in program_nbp_watermark()
858 /* Write watermark set A */ in program_nbp_watermark()
867 /* Write mask to enable reading/writing of watermark set B */ in program_nbp_watermark()
894 /* Write watermark set B */ in program_nbp_watermark()
/openbmc/linux/drivers/iio/
H A Dindustrialio-buffer.c138 to_wait = min_t(size_t, n / datum_size, rb->watermark); in iio_buffer_read()
252 if (iio_buffer_ready(indio_dev, rb, rb->watermark, 0)) in iio_buffer_poll()
337 if (!buffer->watermark) in iio_buffer_init()
338 buffer->watermark = 1; in iio_buffer_init()
670 if (buffer->length && buffer->length < buffer->watermark) in length_store()
671 buffer->watermark = buffer->length; in length_store()
818 unsigned int watermark; member
845 config->watermark = ~0; in iio_verify_update()
861 config->watermark = min(config->watermark, buffer->watermark); in iio_verify_update()
866 config->watermark = min(config->watermark, in iio_verify_update()
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-mx25/
H A Dimx-regs.h230 u32 wcfg0; /* Watermark Configuration Register 0 */
231 u32 wcfg1; /* Watermark Configuration Register1 */
232 u32 wcfg2; /* Watermark Configuration Register2 */
233 u32 wcfg3; /* Watermark Configuration Register 3 */
234 u32 wcfg4; /* Watermark Configuration Register 4 */
235 u32 wcfg5; /* Watermark Configuration Register 5 */
236 u32 wcfg6; /* Watermark Configuration Register 6 */
237 u32 wcfg7; /* Watermark Configuration Register 7 */
238 u32 wcsr; /* Watermark Control and Status Register */
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_wm.c13 * intel_update_watermarks - update FIFO watermark values based on current modes
16 * Calculate watermark values for the various WM regs based on current mode
27 * watermark = dotclock * bytes per pixel * latency
32 * watermark = (trunc(latency/line time)+1) * surface width *
135 * watermark code doesn't handle that correctly. Cursor updates in intel_wm_plane_visible()
138 * around this problem with the watermark code. in intel_wm_plane_visible()
/openbmc/linux/drivers/net/ethernet/mscc/
H A Docelot_devlink.c23 * PRIO_SHR: sharing watermark per QoS class across all ports
25 * COL_SHR: sharing watermark per color (drop precedence) across all ports
248 * reservations and rely only on the sharing watermark for frames with drop
285 * sharing watermark for drop priority 0. So frames with drop priority set to 1
346 /* Calculate all reservations, then set up the sharing watermark for DP=0 to
490 /* Watermark encode
559 * COL_SHR(dp=0) sharing watermark.
631 /* This configures the P_RSRV per-port reserved resource watermark */
711 /* This configures the Q_RSRV per-port-tc reserved resource watermark */
772 /* The watermark occupancy registers are cleared upon read,
[all …]
/openbmc/linux/include/linux/amba/
H A Dpl022.h106 * enum ssp_rx_level_trig - receive FIFO watermark level which triggers
118 * Transmit FIFO watermark level which triggers (IT Interrupt fires
254 * @rx_lev_trig: Rx FIFO watermark level (for IT & DMA mode)
255 * @tx_lev_trig: Tx FIFO watermark level (for IT & DMA mode)
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_mmhubbub.c58 * unsigned int cli_watermark[4]; //4 group urgent watermark
59 * unsigned int pstate_watermark[4]; //4 group pstate watermark
164 /* Programming dwb watermark */ in mmhubbub3_config_mcif_arb()
165 …/* Watermark to generate urgent in MCIF_WB_CLI, value is determined by MCIF_WB_CLI_WATERMARK_MASK.… in mmhubbub3_config_mcif_arb()
180 /* Programming nb pstate watermark */ in mmhubbub3_config_mcif_arb()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_mmhubbub.c58 * unsigned int cli_watermark[4]; //4 group urgent watermark
59 * unsigned int pstate_watermark[4]; //4 group pstate watermark
164 /* Programming dwb watermark */ in mmhubbub32_config_mcif_arb()
165 …/* Watermark to generate urgent in MCIF_WB_CLI, value is determined by MCIF_WB_CLI_WATERMARK_MASK.… in mmhubbub32_config_mcif_arb()
180 /* Programming nb pstate watermark */ in mmhubbub32_config_mcif_arb()
/openbmc/linux/drivers/tty/serial/
H A Dsifive.c300 * __ssp_enable_txwm() - enable transmit watermark interrupts
303 * Enable interrupt generation when the transmit FIFO watermark is reached
316 * __ssp_enable_rxwm() - enable receive watermark interrupts
319 * Enable interrupt generation when the receive FIFO watermark is reached
332 * __ssp_disable_txwm() - disable transmit watermark interrupts
335 * Disable interrupt generation when the transmit FIFO watermark is reached
348 * __ssp_disable_rxwm() - disable receive watermark interrupts
351 * Disable interrupt generation when the receive FIFO watermark is reached
600 * The TX watermark is always set to 1 by this driver, which in sifive_serial_clk_notifier()
974 /* Enable transmits and set the watermark level to 1 */ in sifive_serial_probe()
[all …]
/openbmc/linux/drivers/net/ethernet/intel/ice/
H A Dice_vf_mbx.c261 * snapshot exceed the watermark value, the state machine enters in ice_mbx_vf_state_handler()
263 * Traverse: If pending message count is below watermark then iterate in ice_mbx_vf_state_handler()
265 * Detect: If pending message count exceeds watermark traverse in ice_mbx_vf_state_handler()
293 /* The watermark value should not be lesser than the threshold limit in ice_mbx_vf_state_handler()
329 * mailbox queue. Comparing this value against the watermark in ice_mbx_vf_state_handler()

12345678910>>...17