Home
last modified time | relevance | path

Searched full:vdosys1 (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/display/mediatek/
H A Dmediatek,ethdr.yaml152 clocks = <&vdosys1 CLK_VDO1_DISP_MIXER>,
153 <&vdosys1 CLK_VDO1_HDR_VDO_FE0>,
154 <&vdosys1 CLK_VDO1_HDR_VDO_FE1>,
155 <&vdosys1 CLK_VDO1_HDR_GFX_FE0>,
156 <&vdosys1 CLK_VDO1_HDR_GFX_FE1>,
157 <&vdosys1 CLK_VDO1_HDR_VDO_BE>,
158 <&vdosys1 CLK_VDO1_26M_SLOW>,
159 <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>,
160 <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>,
161 <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>,
[all …]
H A Dmediatek,mdp-rdma.yaml83 clocks = <&vdosys1 CLK_VDO1_MDP_RDMA0>;
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8195.dtsi703 <&vdosys1 CLK_VDO1_SMI_LARB2>,
704 <&vdosys1 CLK_VDO1_SMI_LARB3>,
705 <&vdosys1 CLK_VDO1_GALS>;
706 clock-names = "vdosys1", "vdosys1-0",
707 "vdosys1-1", "vdosys1-2";
2807 vdosys1: syscon@1c100000 { label
2808 compatible = "mediatek,mt8195-vdosys1", "syscon";
2847 clocks = <&vdosys1 CLK_VDO1_DISP_MUTEX>;
2857 clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>,
2858 <&vdosys1 CLK_VDO1_SMI_LARB2>,
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/mediatek/
H A Dmediatek,mmsys.yaml36 - mediatek,mt8195-vdosys1
42 - description: vdosys0 and vdosys1 are 2 display HW pipelines,
/openbmc/linux/include/dt-bindings/reset/
H A Dmt8195-resets.h38 /* VDOSYS1 */
/openbmc/linux/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h662 /* VDOSYS1 */
H A Dmt8195-clk.h810 /* VDOSYS1 */
/openbmc/linux/drivers/pmdomain/mediatek/
H A Dmt8188-pm-domains.h315 .name = "vdosys1",
H A Dmt8195-pm-domains.h295 .name = "vdosys1",
/openbmc/linux/drivers/soc/mediatek/
H A Dmtk-mmsys.c438 { .compatible = "mediatek,mt8195-vdosys1", .data = &mt8195_vdosys1_driver_data },
/openbmc/linux/drivers/gpu/drm/mediatek/
H A Dmtk_drm_drv.c338 { .compatible = "mediatek,mt8195-vdosys1",