Home
last modified time | relevance | path

Searched +full:trig +full:- +full:out +full:- +full:types (Results 1 – 25 of 43) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/arm/
H A Darm,coresight-cti.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/arm/arm,coresight-cti.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
37 indicate this feature (arm,coresight-cti-v8-arch).
50 Certain triggers between CoreSight devices and the CTI have specific types
52 constants defined in <dt-bindings/arm/coresight-cti-dt.h>
55 is defined in the binding as type PE_EDBGREQ. These types will appear in an
56 optional array alongside the signal indexes. Omitting types will default all
59 Note that some hardware trigger signals can be connected to non-CoreSight
[all …]
/openbmc/linux/arch/arm64/boot/dts/arm/
H A Djuno-cs-r1r2.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
8 clock-names = "apb_pclk";
9 power-domains = <&scpi_devpd 0>;
10 out-ports {
13 remote-endpoint = <&etf1_in_port>;
17 in-ports {
27 compatible = "arm,coresight-tmc", "arm,primecell";
31 clock-names = "apb_pclk";
32 power-domains = <&scpi_devpd 0>;
[all …]
H A Djuno-base.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include "juno-clocks.dtsi"
3 #include "juno-motherboard.dtsi"
11 compatible = "arm,armv7-timer-mem";
13 clock-frequency = <50000000>;
14 #address-cells = <1>;
15 #size-cells = <1>;
19 frame-number = <1>;
31 #mbox-cells = <1>;
33 clock-names = "apb_pclk";
[all …]
/openbmc/linux/drivers/hwtracing/coresight/
H A Dcoresight-cti-platform.c1 // SPDX-License-Identifier: GPL-2.0
12 #include <dt-bindings/arm/coresight-cti-dt.h>
14 #include "coresight-cti.h"
15 #include "coresight-priv.h"
23 #define CTI_DT_CONNS "trig-conns"
26 #define CTI_DT_V8ARCH_COMPAT "arm,coresight-cti-v8-arch"
27 #define CTI_DT_CSDEV_ASSOC "arm,cs-dev-assoc"
28 #define CTI_DT_TRIGIN_SIGS "arm,trig-in-sigs"
29 #define CTI_DT_TRIGOUT_SIGS "arm,trig-out-sigs"
30 #define CTI_DT_TRIGIN_TYPES "arm,trig-in-types"
[all …]
H A Dcoresight-cti.h1 /* SPDX-License-Identifier: GPL-2.0 */
16 #include <linux/types.h>
18 #include "coresight-priv.h"
22 * 0x000 - 0x144: CTI programming and status
23 * 0xEDC - 0xEF8: CTI integration test.
24 * 0xF00 - 0xFFC: Coresight management registers.
43 #define ITCHOUT 0xEE4 /* WO RW-600 */
44 #define ITTRIGOUT 0xEE8 /* WO RW-600 */
55 * CTI CSSoc 400 has 8 IO triggers - other CTIs can be impl def.
56 * Max of in and out defined in the DEVID register.
[all …]
H A Dcoresight-cti-core.c1 // SPDX-License-Identifier: GPL-2.0
22 #include "coresight-priv.h"
23 #include "coresight-cti.h"
30 * We assume that the non-CPU CTIs are always powered as we do with sinks etc.
32 * We leave the client to figure out if all the CTIs are interconnected with
43 dev_get_drvdata(csdev->dev.parent)
56 * CTI device name list - for CTI not bound to cores.
60 /* write set of regs to hardware - call with spinlock claimed */
63 struct cti_config *config = &drvdata->config; in cti_write_all_hw_regs()
66 CS_UNLOCK(drvdata->base); in cti_write_all_hw_regs()
[all …]
/openbmc/linux/drivers/iio/light/
H A Dacpi-als.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * Copyright (C) 2012-2013 Martin Liska <marxin.liska@gmail.com>
12 * Copyright (C) 2013-2014 Marek Vasut <marex@denx.de>
29 #define ACPI_ALS_DEVICE_NAME "acpi-als"
63 struct iio_trigger *trig; member
69 * All types of properties the ACPI0008 block can report. The ALI, ALC, ALT
73 * The _ALR property returns tables that can be used to fine-tune the values
90 status = acpi_evaluate_integer(als->device->handle, prop, NULL, in acpi_als_read_value()
94 acpi_evaluation_failure_warn(als->device->handle, prop, status); in acpi_als_read_value()
95 return -EIO; in acpi_als_read_value()
[all …]
H A Drohm-bu27008.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * - BU27008 RGBC sensor
5 * - BU27010 RGBC + Flickering sensor
22 #include <linux/iio/iio-gts-helper.h>
30 * At a quick glance to the data-sheet register tables, the BU27010 has all the
38 * Unfortunately, some of the wheel has been re-invented. Even though the names
43 * Chip-specific mapping from register addresses/bits to functionality is done
127 * enum bu27008_chan_type - BU27008 channel types
133 * @BU27008_NUM_CHANS: Number of channel types.
145 * enum bu27008_chan - BU27008 physical data channel
[all …]
/openbmc/linux/drivers/iio/chemical/
H A Dscd30_core.c1 // SPDX-License-Identifier: GPL-2.0
19 #include <linux/iio/types.h>
29 #include <linux/types.h>
53 return state->command(state, cmd, arg, NULL, 0); in scd30_command_write()
61 ret = state->command(state, cmd, 0, &tmp, sizeof(tmp)); in scd30_command_read()
79 * Power-on-reset causes sensor to produce some glitch on i2c bus and in scd30_reset()
93 sign = (float32 & BIT(31)) ? -1 : 1, in scd30_float_to_fp()
100 exp -= 127; in scd30_float_to_fp()
102 exp = -exp; in scd30_float_to_fp()
108 shift = 23 - exp; in scd30_float_to_fp()
[all …]
H A Dscd4x.c1 // SPDX-License-Identifier: GPL-2.0
25 #include <linux/iio/types.h>
30 #include <linux/types.h>
76 struct i2c_client *client = state->client; in scd4x_i2c_xfer()
84 return -EIO; in scd4x_i2c_xfer()
93 return -EIO; in scd4x_i2c_xfer()
134 struct i2c_client *client = state->client; in scd4x_read()
165 dev_err(&client->dev, "CRC error\n"); in scd4x_read()
166 return -EIO; in scd4x_read()
223 struct i2c_client *client = state->client; in scd4x_write_and_fetch()
[all …]
/openbmc/linux/drivers/iio/adc/
H A Dmcp3911.c1 // SPDX-License-Identifier: GPL-2.0
3 * Driver for Microchip MCP3911, Two-channel Analog Front End
76 struct iio_trigger *trig; member
91 reg = MCP3911_REG_READ(reg, adc->dev_addr); in mcp3911_read()
92 ret = spi_write_then_read(adc->spi, &reg, 1, val, len); in mcp3911_read()
97 *val >>= ((4 - len) * 8); in mcp3911_read()
98 dev_dbg(&adc->spi->dev, "reading 0x%x from register 0x%lx\n", *val, in mcp3911_read()
105 dev_dbg(&adc->spi->dev, "writing 0x%x to register 0x%x\n", val, reg); in mcp3911_write()
107 val <<= (3 - len) * 8; in mcp3911_write()
109 val |= MCP3911_REG_WRITE(reg, adc->dev_addr); in mcp3911_write()
[all …]
H A Ddln2-adc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for the Diolan DLN-2 USB-ADC adapter
10 #include <linux/types.h>
22 #define DLN2_ADC_MOD_NAME "dln2-adc"
50 * in a fixed 8-element array.
62 struct iio_trigger *trig; member
87 struct dln2_adc_demux_table *p = dln2->demux_count ? in dln2_adc_add_demux()
88 &dln2->demux[dln2->demux_count - 1] : NULL; in dln2_adc_add_demux()
90 if (p && p->from + p->length == in_loc && in dln2_adc_add_demux()
91 p->to + p->length == out_loc) { in dln2_adc_add_demux()
[all …]
H A Dat91-sama5d2_adc.c1 // SPDX-License-Identifier: GPL-2.0-only
14 #include <linux/dma-mapping.h>
31 #include <linux/nvmem-consumer.h>
36 #include <dt-bindings/iio/adc/at91-sama5d2_adc.h>
110 /* Interrupt Enable Register - TS X measurement ready */
112 /* Interrupt Enable Register - TS Y measurement ready */
114 /* Interrupt Enable Register - TS pressure measurement ready */
116 /* Interrupt Enable Register - Data ready */
118 /* Interrupt Enable Register - general overrun error */
120 /* Interrupt Enable Register - Pen detect */
[all …]
H A Drtq6056.c1 // SPDX-License-Identifier: GPL-2.0
18 #include <linux/types.h>
158 struct device *dev = priv->dev; in rtq6056_adc_read_channel()
159 unsigned int addr = ch->address; in rtq6056_adc_read_channel()
164 ret = regmap_read(priv->regmap, addr, &regval); in rtq6056_adc_read_channel()
170 /* Power and VBUS is unsigned 16-bit, others are signed 16-bit */ in rtq6056_adc_read_channel()
182 switch (ch->address) { in rtq6056_adc_read_scale()
198 return -EINVAL; in rtq6056_adc_read_scale()
205 * https://www.richtek.com/assets/product_file/RTQ6056/DSQ6056-00.pdf
219 return -EINVAL; in rtq6056_adc_set_samp_freq()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/
H A Diwl-dbg-tlv.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2018-2024 Intel Corporation
6 #include "iwl-drv.h"
7 #include "iwl-trans.h"
8 #include "iwl-dbg-tlv.h"
13 * enum iwl_dbg_tlv_type - debug TLV types
24 IWL_UCODE_TLV_TYPE_DEBUG_INFO - IWL_UCODE_TLV_DEBUG_BASE,
34 * struct iwl_dbg_tlv_ver_data - debug TLV version struct
44 * struct iwl_dbg_tlv_timer_node - timer node struct
70 u32 len = le32_to_cpu(tlv->length); in iwl_dbg_tlv_add()
[all …]
/openbmc/linux/drivers/hwtracing/intel_th/
H A Dsth.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-2015 Intel Corporation.
10 #include <linux/types.h>
33 struct intel_th_channel __iomem *sw_map = sth->channels; in sth_channel()
35 return &sw_map[(master - sth->stm.sw_start) * sth->stm.sw_nchannels + in sth_channel()
71 struct intel_th_channel __iomem *out = in sth_stm_packet() local
73 u64 __iomem *outp = &out->Dn; in sth_stm_packet()
84 /* Global packets (GERR, XSYNC, TRIG) are sent with register writes */ in sth_stm_packet()
96 writeb_relaxed(*payload, sth->base + reg); in sth_stm_packet()
103 sth_iowrite(&out->MERR, payload, size); in sth_stm_packet()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Dmac80211.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2023 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
19 #include "iwl-drv.h"
20 #include "iwl-op-mode.h"
21 #include "iwl-io.h"
24 #include "time-event.h"
25 #include "iwl-eeprom-parse.h"
26 #include "iwl-phy-db.h"
[all …]
H A Dtx.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
14 #include "iwl-trans.h"
15 #include "iwl-eeprom-parse.h"
18 #include "time-sync.h"
24 struct iwl_fw_dbg_trigger_tlv *trig; in iwl_mvm_bar_check_trigger() local
27 trig = iwl_fw_dbg_trigger_on(&mvm->fwrt, NULL, FW_DBG_TRIGGER_BA); in iwl_mvm_bar_check_trigger()
28 if (!trig) in iwl_mvm_bar_check_trigger()
[all …]
/openbmc/linux/drivers/acpi/
H A Dresource.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/acpi/resource.c - ACPI device resources interpretation.
25 /* On X86 IO space is limited to the [0 - 64K] IO port range */ in acpi_iospace_resource_valid()
26 return res->end < 0x10003; in acpi_iospace_resource_valid()
33 * resources can be placed anywhere in the 64-bit physical address space.
42 return ext_irq->resource_source.string_length == 0 && in is_gsi()
43 ext_irq->producer_consumer == ACPI_CONSUMER; in is_gsi()
54 u64 reslen = end - start + 1; in acpi_dev_resource_len_valid()
66 pr_debug("ACPI: invalid or unassigned resource %s [%016llx - %016llx] length [%016llx]\n", in acpi_dev_resource_len_valid()
75 res->flags = IORESOURCE_MEM; in acpi_dev_memresource_flags()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/
H A Ddbg.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2005-2014, 2018-2023 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2015-2017 Intel Deutschland GmbH
8 #include "iwl-drv.h"
12 #include "iwl-io.h"
13 #include "iwl-prph.h"
14 #include "iwl-csr.h"
15 #include "iwl-fh.h"
17 * struct iwl_fw_dump_ptrs - set of pointers needed for the fw-error-dump
[all …]
/openbmc/linux/include/linux/iio/
H A Diio.h1 /* SPDX-License-Identifier: GPL-2.0-only */
13 #include <linux/iio/types.h>
39 * struct iio_chan_spec_ext_info - Extended channel info attribute
58 * struct iio_enum - Enum channel info attribute
89 * IIO_ENUM() - Initialize enum extended channel attribute
106 * IIO_ENUM_AVAILABLE() - Initialize enum available extended channel attribute
123 * struct iio_mount_matrix - iio mounting matrix
140 * IIO_MOUNT_MATRIX() - Initialize mount matrix extended channel attribute
153 * struct iio_event_spec - specification for a channel event
176 * struct iio_chan_spec - specification of a single channel
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dmac.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2022 Intel Corporation
11 * AUX indices follows - 1 for non-CDB, 2 for CDB.
31 * enum iwl_mac_protection_flags - MAC context flags
50 * enum iwl_mac_types - Supported MAC types
54 * @FW_MAC_TYPE_PIBSS: Pseudo-IBSS
78 * enum iwl_tsf_id - TSF hw timer ID
94 * struct iwl_mac_data_ap - configuration data for AP MAC context
117 * struct iwl_mac_data_ibss - configuration data for IBSS MAC context
133 * enum iwl_mac_data_policy - policy of the data path for this MAC
[all …]
/openbmc/linux/drivers/pinctrl/intel/
H A Dpinctrl-baytrail.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (c) 2012-2013, Intel Corporation
17 #include <linux/types.h>
27 #include <linux/pinctrl/pinconf-generic.h>
29 #include "pinctrl-intel.h"
566 offset -= comm->pin_base; in byt_gpio_reg()
575 reg_offset = comm->pad_map[offset] * 16; in byt_gpio_reg()
579 return comm->pad_regs + reg_offset + reg; in byt_gpio_reg()
603 dev_warn(vg->dev, "Group %s, pin %i not muxed (can't retrieve CONF0)\n", in byt_set_group_simple_mux()
632 dev_warn(vg->dev, "Group %s, pin %i not muxed (can't retrieve CONF0)\n", in byt_set_group_mixed_mux()
[all …]
/openbmc/linux/arch/x86/pci/
H A Dirq.c1 // SPDX-License-Identifier: GPL-2.0
3 * Low-Level PCI Support for PC -- Routing of Interrupts
5 * (c) 1999--2000 Martin Mares <mj@ucw.cz>
8 #include <linux/types.h>
22 #include <asm/pc-conf-reg.h>
81 if (rt->signature != PIRQ_SIGNATURE || in pirq_check_routing_table()
82 rt->version != PIRQ_VERSION || in pirq_check_routing_table()
83 rt->size % 16 || in pirq_check_routing_table()
84 rt->size < sizeof(struct irq_routing_table) || in pirq_check_routing_table()
85 (limit && rt->size > limit - addr)) in pirq_check_routing_table()
[all …]
/openbmc/linux/drivers/net/ethernet/atheros/alx/
H A Dhw.h31 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
37 #include <linux/types.h>
43 /* Transmit Packet Descriptor, contains 4 32-bit words.
46 * +----------------+----------------+
47 * | vlan-tag | buf length |
48 * +----------------+----------------+
50 * +----------------+----------------+
52 * +----------------+----------------+
54 * +----------------+----------------+
56 * Word 2 and 3 combine to form a 64-bit buffer address
[all …]

12