/openbmc/linux/arch/openrisc/kernel/ |
H A D | sync-timer.c | 6 * All CPUs will have their count registers synchronised to the CPU0 next time 42 * then the last pass is more or less synchronised and in synchronise_count_master()
|
/openbmc/linux/arch/mips/kernel/ |
H A D | sync-r4k.c | 5 * All CPUs will have their count registers synchronised to the CPU0 next time 39 * then the last pass is more or less synchronised and in synchronise_count_master()
|
H A D | smp.c | 383 /* The CPU is running and counters synchronised, now mark it online */ in start_secondary()
|
/openbmc/linux/Documentation/userspace-api/media/v4l/ |
H A D | ext-ctrls-flash.rst | 34 Synchronised LED flash (hardware strobe) 37 The synchronised LED flash is pre-programmed by the host (power and
|
H A D | metafmt-d4xx.rst | 132 - Byte 0: bit 0: depth and RGB are synchronised, bit 1: external trigger
|
/openbmc/linux/Documentation/arch/arm/samsung/ |
H A D | gpio.rst | 19 GPIO numbering is synchronised between the Samsung and gpiolib system.
|
/openbmc/linux/drivers/gpu/drm/i915/ |
H A D | i915_syncmap.c | 146 * If we have already synchronised this @root timeline with another (@id) then 151 * Returns true if the two timelines are already synchronised wrt to @seqno, 343 * @id: the context id (other timeline) we have synchronised to
|
/openbmc/linux/arch/arm/mach-omap2/ |
H A D | omap4-common.c | 71 * accesses) are properly synchronised with writes to DMA coherent memory 78 * Note: the SRAM path is not synchronised via mb() and wmb().
|
/openbmc/linux/Documentation/devicetree/bindings/pwm/ |
H A D | microchip,corepwm.yaml | 47 synchronised mode for all channels it has been synthesised for.
|
/openbmc/linux/arch/arm64/kvm/hyp/nvhe/ |
H A D | debug-sr.c | 47 /* The host page table is installed, but not yet synchronised */ in __debug_restore_spe()
|
/openbmc/linux/include/linux/ |
H A D | dm-dirty-log.h | 98 * tells you if an area is synchronised, the other
|
/openbmc/linux/drivers/mailbox/ |
H A D | platform_mhu.c | 5 * Synchronised with arm_mhu.c from :
|
/openbmc/openbmc/meta-openembedded/meta-gnome/recipes-gnome/gnome-disk-utility/gnome-disk-utility/ |
H A D | 0001-gnome-disk-utility-remove-libcanberra-dependency.patch | 28 # Keep the version here synchronised with subprojects/libhandy.wrap
|
/openbmc/linux/rust/kernel/ |
H A D | task.rs | 75 // synchronised by C code (e.g., `signal_pending`).
|
/openbmc/linux/tools/include/uapi/linux/ |
H A D | stat.h | 83 * - the datum will be synchronised to the server if AT_STATX_FORCE_SYNC is
|
/openbmc/linux/include/uapi/linux/ |
H A D | stat.h | 83 * - the datum will be synchronised to the server if AT_STATX_FORCE_SYNC is
|
/openbmc/linux/arch/parisc/kernel/ |
H A D | time.c | 56 * an Interval Timer of its own and they are not synchronised.
|
/openbmc/linux/drivers/mfd/ |
H A D | ucb1x00-core.c | 228 * synchronised ADC conversions (via the ADCSYNC pin) must wait 234 * If called for a synchronised ADC conversion, it may sleep
|
/openbmc/linux/Documentation/networking/ |
H A D | ipvs-sysctl.rst | 298 0: All types of connections are synchronised
|
/openbmc/linux/arch/sh/mm/ |
H A D | fault.c | 156 * The page tables are fully synchronised so there must in vmalloc_sync_one()
|
/openbmc/linux/arch/powerpc/platforms/powernv/ |
H A D | subcore.c | 109 * subcores have separate timebases SPRs but these are pre-synchronised by
|
/openbmc/linux/sound/soc/ |
H A D | soc-jack.c | 29 * synchronised.
|
/openbmc/qemu/docs/devel/ |
H A D | multi-thread-tcg.rst | 191 time in a synchronised manner.
|
/openbmc/linux/drivers/iio/adc/ |
H A D | nau7802.c | 161 * Conversions are synchronised on the rising edge of NAU7802_PUCTRL_CS_BIT
|
/openbmc/linux/arch/arm/include/asm/ |
H A D | cacheflush.h | 265 * Harvard caches are synchronised for the user space address range.
|