Home
last modified time | relevance | path

Searched +full:sun8i +full:- +full:r40 +full:- +full:can (Results 1 – 25 of 36) sorted by relevance

12

/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-r40.dtsi2 * Copyright 2017 Chen-Yu Tsai <wens@csie.org>
5 * This file is dual-licensed: you can use it either under the terms
10 * a) This file is free software; you can redistribute it and/or
44 #include <dt-bindings/interrupt-controller/arm-gic.h>
45 #include <dt-bindings/clock/sun6i-rtc.h>
46 #include <dt-bindings/clock/sun8i-de2.h>
47 #include <dt-bindings/clock/sun8i-r40-ccu.h>
48 #include <dt-bindings/clock/sun8i-tcon-top.h>
49 #include <dt-bindings/reset/sun8i-r40-ccu.h>
50 #include <dt-bindings/reset/sun8i-de2.h>
[all …]
H A Dsun8i-t3-cqa3t-bv3.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2017 Chen-Yu Tsai <wens@csie.org>
7 * This file is dual-licensed: you can use it either under the terms
12 * a) This file is free software; you can redistribute it and/or
46 /dts-v1/;
47 #include "sun8i-r40.dtsi"
48 #include "sun8i-r40-cpu-opp.dtsi"
50 #include <dt-bindings/gpio/gpio.h>
53 model = "t3-cqa3t-bv3";
54 compatible = "qihua,t3-cqa3t-bv3", "allwinner,sun8i-t3",
[all …]
H A Dsun8i-v40-bananapi-m2-berry.dts4 * This file is dual-licensed: you can use it either under the terms
9 * a) This file is free software; you can redistribute it and/or
43 /dts-v1/;
44 #include "sun8i-r40.dtsi"
45 #include "sun8i-r40-cpu-opp.dtsi"
47 #include <dt-bindings/gpio/gpio.h>
51 compatible = "sinovoip,bpi-m2-berry", "allwinner,sun8i-r40";
59 stdout-path = "serial0:115200n8";
63 compatible = "hdmi-connector";
68 remote-endpoint = <&hdmi_out_con>;
[all …]
H A Dsun8i-r40-bananapi-m2-ultra.dts2 * Copyright (C) 2017 Chen-Yu Tsai <wens@csie.org>
5 * This file is dual-licensed: you can use it either under the terms
10 * a) This file is free software; you can redistribute it and/or
44 /dts-v1/;
45 #include "sun8i-r40.dtsi"
46 #include "sun8i-r40-cpu-opp.dtsi"
48 #include <dt-bindings/gpio/gpio.h>
51 model = "Banana Pi BPI-M2-Ultra";
52 compatible = "sinovoip,bpi-m2-ultra", "allwinner,sun8i-r40";
60 stdout-path = "serial0:115200n8";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/can/
H A Dallwinner,sun4i-a10-can.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/can/allwinner,sun4i-a10-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner A10 CAN Controller
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 - $ref: can-controller.yaml#
19 - items:
20 - const: allwinner,sun7i-a20-can
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dsun8i-r40.dtsi2 * Copyright 2017 Chen-Yu Tsai <wens@csie.org>
5 * This file is dual-licensed: you can use it either under the terms
10 * a) This file is free software; you can redistribute it and/or
44 #include <dt-bindings/interrupt-controller/arm-gic.h>
45 #include <dt-bindings/clock/sun8i-r40-ccu.h>
46 #include <dt-bindings/reset/sun8i-r40-ccu.h>
49 #address-cells = <1>;
50 #size-cells = <1>;
51 interrupt-parent = <&gic>;
54 #address-cells = <1>;
[all …]
H A Dsun8i-v40-bananapi-m2-berry.dts4 * This file is dual-licensed: you can use it either under the terms
9 * a) This file is free software; you can redistribute it and/or
43 /dts-v1/;
44 #include "sun8i-r40.dtsi"
46 #include <dt-bindings/gpio/gpio.h>
50 compatible = "sinovoip,bpi-m2-berry", "allwinner,sun8i-r40";
57 stdout-path = "serial0:115200n8";
61 compatible = "gpio-leds";
63 pwr-led {
66 default-state = "on";
[all …]
H A Dsun8i-r40-bananapi-m2-ultra.dts2 * Copyright (C) 2017 Chen-Yu Tsai <wens@csie.org>
5 * This file is dual-licensed: you can use it either under the terms
10 * a) This file is free software; you can redistribute it and/or
44 /dts-v1/;
45 #include "sun8i-r40.dtsi"
47 #include <dt-bindings/gpio/gpio.h>
50 model = "Banana Pi BPI-M2-Ultra";
51 compatible = "sinovoip,bpi-m2-ultra", "allwinner,sun8i-r40";
59 stdout-path = "serial0:115200n8";
63 compatible = "gpio-leds";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dallwinner,sun4i-a10-tcon.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-tcon.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
18 "#clock-cells":
23 - const: allwinner,sun4i-a10-tcon
24 - const: allwinner,sun5i-a13-tcon
25 - const: allwinner,sun6i-a31-tcon
[all …]
H A Dallwinner,sun8i-r40-tcon-top.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/allwinner,sun8i-r40-tcon-top.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner R40 TCON TOP
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
22 / [0] TCON-LCD0
25 \ / [1] TCON-LCD1 - LCD1/LVDS1
26 TCON-TOP
[all …]
H A Dallwinner,sun4i-a10-display-engine.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-display-engine.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 The display engine pipeline (and its entry point, since it can be
27 Frontend 0 [0] ------- [0] Backend 0 [0] ------- [0] TCON 0
28 [1] -- -- [1] [1] -- -- [1]
32 [0] -- -- [0] [0] -- -- [0]
[all …]
H A Dallwinner,sun8i-a83t-dw-hdmi.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/allwinner,sun8i-a83t-dw-hdmi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
15 in bridge/synopsys,dw-hdmi.yaml with the following device-specific
19 - Chen-Yu Tsai <wens@csie.org>
20 - Maxime Ripard <mripard@kernel.org>
23 "#phy-cells":
28 - const: allwinner,sun8i-a83t-dw-hdmi
29 - const: allwinner,sun50i-h6-dw-hdmi
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dallwinner,sun4i-a10-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/allwinner,sun4i-a10-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 "#gpio-cells":
21 "#interrupt-cells":
30 - allwinner,sun4i-a10-pinctrl
31 - allwinner,sun5i-a10s-pinctrl
[all …]
/openbmc/qemu/tests/functional/
H A Dtest_arm_bpim2u.py6 # SPDX-License-Identifier: GPL-2.0-or-later
19 ('https://apt.armbian.com/pool/main/l/linux-6.6.16/'
20 …'linux-image-current-sunxi_24.2.1_armhf__6.6.16-Seb3e-D6b4a-P2359-Ce96bHfe66-HK01ba-V014b-B067e-R4…
24 ('https://github.com/groeck/linux-build-test/raw/'
26 'arm/rootfs-armv7a.cpio.gz'),
31 'buildroot-baseline/20230703.0/armel/rootfs.ext2.xz'),
36 'openwrt-22.03.3-sunxi-cortexa7-sinovoip_bananapi-m2-ultra-ext4-sdcard.img.gz'),
43 '/boot/vmlinuz-6.6.16-current-sunxi')
44 dtb_path = ('/usr/lib/linux-image-6.6.16-current-sunxi/'
45 'sun8i-r40-bananapi-m2-ultra.dtb')
[all …]
/openbmc/qemu/include/hw/arm/
H A Dallwinner-r40.h2 * Allwinner R40/A40i/T3 System on Chip emulation
6 * This program is free software: you can redistribute it and/or modify
24 #include "hw/timer/allwinner-a10-pit.h"
25 #include "hw/ide/ahci-sysbus.h"
27 #include "hw/sd/allwinner-sdhost.h"
28 #include "hw/misc/allwinner-r40-ccu.h"
29 #include "hw/misc/allwinner-r40-dramc.h"
30 #include "hw/misc/allwinner-sramc.h"
31 #include "hw/i2c/allwinner-i2c.h"
33 #include "hw/net/allwinner-sun8i-emac.h"
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dallwinner,sun4i-a10-i2s.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/allwinner,sun4i-a10-i2s.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 "#sound-dai-cells":
19 - const: allwinner,sun4i-a10-i2s
20 - const: allwinner,sun6i-a31-i2s
21 - const: allwinner,sun8i-a83t-i2s
[all …]
/openbmc/qemu/docs/system/arm/
H A Dbananapi_m2u.rst1 Banana Pi BPI-M2U (``bpim2u``)
4 Banana Pi BPI-M2 Ultra is a quad-core mini single board computer built with
5 Allwinner A40i/R40/V40 SoC. It features 2GB of RAM and 8GB eMMC. It also
6 has onboard WiFi and BT. On the ports side, the BPI-M2 Ultra has 2 USB A
15 * SMP (Quad Core Cortex-A7)
19 * Timer device (re-used from Allwinner A10)
35 - Graphical output via HDMI, GPU and/or the Display Engine
36 - Audio output
37 - Real Time Clock
39 Also see the 'unimplemented' array in the Allwinner R40 SoC module
[all …]
/openbmc/linux/drivers/soc/sunxi/
H A Dsunxi_mbus.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/dma-map-ops.h>
18 "allwinner,sun4i-a10-display-engine",
19 "allwinner,sun5i-a10s-display-engine",
20 "allwinner,sun5i-a13-display-engine",
21 "allwinner,sun6i-a31-display-engine",
22 "allwinner,sun6i-a31s-display-engine",
23 "allwinner,sun7i-a20-display-engine",
24 "allwinner,sun8i-a23-display-engine",
25 "allwinner,sun8i-a33-display-engine",
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@foss.st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.40a
25 - snps,dwmac-3.50a
26 - snps,dwmac-3.610
[all …]
/openbmc/linux/drivers/rtc/
H A Drtc-sun6i.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (c) 2014, Chen-Yu Tsai <wens@csie.org>
7 * based on rtc-sunxi.c
15 #include <linux/clk-provider.h>
16 #include <linux/clk/sunxi-ng.h>
73 /* General-purpose data */
112 * The year range is 1970 - 2033. This range is selected to match Allwinner's
116 #define SUN6I_YEAR_OFF (SUN6I_YEAR_MIN - 1900)
123 * - number of GPIO pins that can be configured to hold a certain level
124 * - crypto-key related registers (H5, H6)
[all …]
/openbmc/qemu/include/hw/misc/
H A Dallwinner-sramc.h6 * This program is free software: you can redistribute it and/or modify
31 #define TYPE_AW_SRAMC "allwinner-sramc"
32 #define TYPE_AW_SRAMC_SUN8I_R40 TYPE_AW_SRAMC "-sun8i-r40"
55 * Allwinner SRAM Controller class-level struct.
58 * such that the generic code can use this struct to support
/openbmc/linux/drivers/gpu/drm/sun4i/
H A Dsun4i_drv.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Maxime Ripard <maxime.ripard@free-electrons.com>
10 #include <linux/dma-mapping.h>
38 args->pitch = ALIGN(DIV_ROUND_UP(args->width * args->bpp, 8), 2); in drm_sun4i_gem_dumb_create()
50 .name = "sun4i-drm",
72 ret = -ENOMEM; in sun4i_drv_bind()
76 drm->dev_private = drv; in sun4i_drv_bind()
77 INIT_LIST_HEAD(&drv->frontend_list); in sun4i_drv_bind()
78 INIT_LIST_HEAD(&drv->engine_list); in sun4i_drv_bind()
79 INIT_LIST_HEAD(&drv->tcon_list); in sun4i_drv_bind()
[all …]
H A Dsun8i_mixer.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include <linux/dma-mapping.h>
249 return -EINVAL; in sun8i_mixer_drm_format_to_hw()
256 regmap_write(engine->regs, SUN8I_MIXER_GLOBAL_DBUFF, in sun8i_mixer_commit()
267 planes = devm_kcalloc(drm->dev, in sun8i_layers_init()
268 mixer->cfg->vi_num + mixer->cfg->ui_num + 1, in sun8i_layers_init()
271 return ERR_PTR(-ENOMEM); in sun8i_layers_init()
273 for (i = 0; i < mixer->cfg->vi_num; i++) { in sun8i_layers_init()
278 dev_err(drm->dev, in sun8i_layers_init()
283 planes[i] = &layer->plane; in sun8i_layers_init()
[all …]
/openbmc/u-boot/arch/arm/mach-sunxi/
H A DKconfig4 default "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds" if !ARM64
24 Select this dram controller driver for Sun8i platforms,
30 Select this dram controller driver for Sun8i platforms,
36 Select this dram controller driver for Sun8i platforms,
87 ---help---
100 ---help---
102 as the original A10 (mach-sun4i).
106 ---help---
113 ---help---
116 not have official open-source DRAM initialization code, but can
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sunxi_dw.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * sun8i H3 platform dram controller register and constant defines
5 * (C) Copyright 2007-2015 Allwinner Technology Co.
8 * (C) Copyright 2014-2015 Hans de Goede <hdegoede@redhat.com>
19 u32 cr_r1; /* 0x04 rank 1 control register (R40 only) */
61 #define MCTL_CR_PAGE_SIZE(x) ((fls(x) - 4) << 8)
62 #define MCTL_CR_ROW_BITS(x) (((x) - 1) << 4)
69 * CR_R1 is a register found in the R40's DRAM controller. It sets various
71 * MCTL_CR, but they apply to rank 1 only. This implies we can have
201 #define DXBDLR_DQ(x) (x) /* DQ0-7 BDLR index */
[all …]

12