Home
last modified time | relevance | path

Searched full:sm8350 (Results 1 – 25 of 95) sorted by relevance

1234

/openbmc/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,sm8350-pas.yaml4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm8350-pas.yaml#
7 title: Qualcomm SM8350/SM8450 Peripheral Authentication Service
13 Qualcomm SM8350/SM8450 SoC Peripheral Authentication Service loads and boots
19 - qcom,sm8350-adsp-pas
20 - qcom,sm8350-cdsp-pas
21 - qcom,sm8350-slpi-pas
22 - qcom,sm8350-mpss-pas
64 - qcom,sm8350-adsp-pas
65 - qcom,sm8350-cdsp-pas
66 - qcom,sm8350-slpi-pas
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm8350-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8350-mdss.yaml#
7 title: Qualcomm SM8350 Display MDSS
21 - const: qcom,sm8350-mdss
53 const: qcom,sm8350-dpu
59 const: qcom,sm8350-dp
66 - const: qcom,sm8350-dsi-ctrl
73 const: qcom,sm8350-dsi-phy-5nm
79 #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
80 #include <dt-bindings/clock/qcom,gcc-sm8350.h>
83 #include <dt-bindings/interconnect/qcom,sm8350.h>
[all …]
H A Dqcom,sm8350-dpu.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8350-dpu.yaml#
7 title: Qualcomm SM8350 Display DPU
16 const: qcom,sm8350-dpu
50 #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
51 #include <dt-bindings/clock/qcom,gcc-sm8350.h>
53 #include <dt-bindings/interconnect/qcom,sm8350.h>
57 compatible = "qcom,sm8350-dpu";
/openbmc/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,rpmh.yaml93 - qcom,sm8350-aggre1-noc
94 - qcom,sm8350-aggre2-noc
95 - qcom,sm8350-config-noc
96 - qcom,sm8350-dc-noc
97 - qcom,sm8350-gem-noc
98 - qcom,sm8350-lpass-ag-noc
99 - qcom,sm8350-mc-virt
100 - qcom,sm8350-mmss-noc
101 - qcom,sm8350-compute-noc
102 - qcom,sm8350-system-noc
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm8350-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8350 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM8350 SoC.
19 const: qcom,sm8350-lpass-lpi-pinctrl
49 - $ref: "#/$defs/qcom-sm8350-lpass-state"
52 $ref: "#/$defs/qcom-sm8350-lpass-state"
56 qcom-sm8350-lpass-state:
132 compatible = "qcom,sm8350-lpass-lpi-pinctrl";
H A Dqcom,sm8350-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM8350 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM8350 SoC.
20 const: qcom,sm8350-tlmm
52 - $ref: "#/$defs/qcom-sm8350-tlmm-state"
55 $ref: "#/$defs/qcom-sm8350-tlmm-state"
59 qcom-sm8350-tlmm-state:
115 compatible = "qcom,sm8350-tlmm";
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,sm8350-videocc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm8350-videocc.yaml#
7 title: Qualcomm SM8350 Video Clock & Reset Controller
17 include/dt-bindings/clock/qcom,videocc-sm8350.h
18 include/dt-bindings/reset/qcom,videocc-sm8350.h
24 - qcom,sm8350-videocc
59 compatible = "qcom,sm8350-videocc";
H A Dqcom,gcc-sm8350.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sm8350.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SM8350
14 domains on SM8350.
16 See also:: include/dt-bindings/clock/qcom,gcc-sm8350.h
20 const: qcom,gcc-sm8350
68 compatible = "qcom,gcc-sm8350";
H A Dqcom,dispcc-sm8x50.yaml7 title: Qualcomm Display Clock & Reset Controller on SM8150/SM8250/SM8350
14 domains on SM8150/SM8250/SM8350.
19 include/dt-bindings/clock/qcom,dispcc-sm8350.h
27 - qcom,sm8350-dispcc
H A Dqcom,gpucc.yaml25 include/dt-bindings/clock/qcom,gpucc-sm8350.h
39 - qcom,sm8350-gpucc
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsm8350-mtp.dts9 #include "sm8350.dtsi"
18 model = "Qualcomm Technologies, Inc. sm8350 MTP";
19 compatible = "qcom,sm8350-mtp", "qcom,sm8350";
43 firmware-name = "qcom/sm8350/adsp.mbn";
281 firmware-name = "qcom/sm8350/cdsp.mbn";
286 firmware-name = "qcom/sm8350/modem.mbn";
308 firmware-name = "qcom/sm8350/slpi.mbn";
H A Dsm8350-hdk.dts9 #include "sm8350.dtsi"
13 model = "Qualcomm Technologies, Inc. SM8350 HDK";
14 compatible = "qcom,sm8350-hdk", "qcom,sm8350";
37 compatible = "qcom,sm8350-pmic-glink", "qcom,pmic-glink";
116 firmware-name = "qcom/sm8350/adsp.mbn";
301 firmware-name = "qcom/sm8350/cdsp.mbn";
335 firmware-name = "qcom/sm8350/a660_zap.mbn";
423 firmware-name = "qcom/sm8350/modem.mbn";
485 firmware-name = "qcom/sm8350/slpi.mbn";
844 /* PINCTRL - additions to nodes defined in sm8350.dtsi */
H A Dsm8350.dtsi6 #include <dt-bindings/interconnect/qcom,sm8350.h>
8 #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
9 #include <dt-bindings/clock/qcom,gcc-sm8350.h>
10 #include <dt-bindings/clock/qcom,gpucc-sm8350.h>
14 #include <dt-bindings/interconnect/qcom,sm8350.h>
23 #include <dt-bindings/interconnect/qcom,sm8350.h>
290 compatible = "qcom,scm-sm8350", "qcom,scm";
655 compatible = "qcom,gcc-sm8350";
687 compatible = "qcom,sm8350-ipcc", "qcom,ipcc";
696 compatible = "qcom,sm8350-gpi-dma", "qcom,sm6350-gpi-dma";
[all …]
H A Dsm8350-microsoft-surface-duo2.dts9 #include "sm8350.dtsi"
19 compatible = "microsoft,surface-duo2", "qcom,sm8350";
43 firmware-name = "qcom/sm8350/microsoft/adsp.mbn";
281 firmware-name = "qcom/sm8350/microsoft/cdsp.mbn";
300 firmware-name = "qcom/sm8350/microsoft/modem.mbn";
313 firmware-name = "qcom/sm8350/microsoft/slpi.mbn";
H A Dsm8350-sony-xperia-sagami-pdx214.dts8 #include "sm8350-sony-xperia-sagami.dtsi"
12 compatible = "sony,pdx214-generic", "qcom,sm8350";
H A Dsm8350-sony-xperia-sagami.dtsi8 #include "sm8350.dtsi"
18 * Yes, you are correct, there is NO MORE {msm,board,pmic}-id on SM8350!
120 firmware-name = "qcom/sm8350/Sony/sagami/adsp.mbn";
473 firmware-name = "qcom/sm8350/Sony/sagami/cdsp.mbn";
558 firmware-name = "qcom/sm8350/Sony/sagami/ipa_fws.mbn";
564 firmware-name = "qcom/sm8350/Sony/sagami/modem.mbn";
660 firmware-name = "qcom/sm8350/Sony/sagami/slpi.mbn";
/openbmc/linux/drivers/interconnect/qcom/
H A DMakefile29 qnoc-sm8350-objs := sm8350.o
57 obj-$(CONFIG_INTERCONNECT_QCOM_SM8350) += qnoc-sm8350.o
H A Dsm8350.c12 #include <dt-bindings/interconnect/qcom,sm8350.h>
16 #include "sm8350.h"
1948 { .compatible = "qcom,sm8350-aggre1-noc", .data = &sm8350_aggre1_noc},
1949 { .compatible = "qcom,sm8350-aggre2-noc", .data = &sm8350_aggre2_noc},
1950 { .compatible = "qcom,sm8350-config-noc", .data = &sm8350_config_noc},
1951 { .compatible = "qcom,sm8350-dc-noc", .data = &sm8350_dc_noc},
1952 { .compatible = "qcom,sm8350-gem-noc", .data = &sm8350_gem_noc},
1953 { .compatible = "qcom,sm8350-lpass-ag-noc", .data = &sm8350_lpass_ag_noc},
1954 { .compatible = "qcom,sm8350-mc-virt", .data = &sm8350_mc_virt},
1955 { .compatible = "qcom,sm8350-mmss-noc", .data = &sm8350_mmss_noc},
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,msm8996-qmp-usb3-phy.yaml31 - qcom,sm8350-qmp-usb3-uni-phy
176 - qcom,sm8350-qmp-usb3-uni-phy
240 - qcom,sm8350-qmp-usb3-uni-phy
/openbmc/linux/drivers/pinctrl/qcom/
H A Dpinctrl-sm8350-lpass-lpi.c148 .compatible = "qcom,sm8350-lpass-lpi-pinctrl",
157 .name = "qcom-sm8350-lpass-lpi-pinctrl",
166 MODULE_DESCRIPTION("QTI SM8350 LPI GPIO pin control driver");
H A DKconfig90 tristate "Qualcomm Technologies Inc SM8350 LPASS LPI pin controller driver"
96 (Low Power Island) found on the Qualcomm Technologies Inc SM8350
H A DMakefile55 obj-$(CONFIG_PINCTRL_SM8350) += pinctrl-sm8350.o
56 obj-$(CONFIG_PINCTRL_SM8350_LPASS_LPI) += pinctrl-sm8350-lpass-lpi.o
/openbmc/linux/drivers/clk/qcom/
H A Dvideocc-sm8350.c14 #include <dt-bindings/clock/qcom,sm8350-videocc.h>
15 #include <dt-bindings/reset/qcom,sm8350-videocc.h>
577 { .compatible = "qcom,sm8350-videocc" },
585 .name = "sm8350-videocc",
591 MODULE_DESCRIPTION("QTI SM8350 VIDEOCC Driver");
H A DKconfig789 tristate "SM8150/SM8250/SM8350 Display Clock Controller"
794 SM8150/SM8250/SM8350 devices.
900 tristate "SM8350 Global Clock Controller"
904 Support for the global clock controller on SM8350 devices.
981 tristate "SM8350 Graphics Clock Controller"
985 Support for the graphics clock controller on SM8350 devices.
1036 tristate "SM8350 Video Clock Controller"
1041 Support for the video clock controller on SM8350 devices.
/openbmc/linux/Documentation/devicetree/bindings/cache/
H A Dqcom,llcc.yaml32 - qcom,sm8350-llcc
130 - qcom,sm8350-llcc

1234