Searched +full:rzn1 +full:- +full:miic (Results 1 – 9 of 9) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/net/pcs/ |
H A D | renesas,rzn1-miic.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/pcs/renesas,rzn1-miic.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Clément Léger <clement.leger@bootlin.com> 17 '#address-cells': 20 '#size-cells': 25 - enum: 26 - renesas,r9a06g032-miic 27 - const: renesas,rzn1-miic [all …]
|
/openbmc/linux/drivers/net/pcs/ |
H A D | pcs-rzn1-miic.c | 1 // SPDX-License-Identifier: GPL-2.0 13 #include <linux/pcs-rzn1-miic.h> 17 #include <dt-bindings/net/pcs-rzn1-miic.h> 52 #define MIIC_MODCTRL_CONF_NONE -1 55 * struct modctrl_match - Matching table entry for convctrl configuration 59 * then index 1 - 5 are CONV1 - CONV5. 122 * struct miic - MII converter structure 125 * @lock: Lock used for read-modify-write access 127 struct miic { struct 134 * struct miic_port - Per port MII converter struct [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 4 pcs_xpcs-$(CONFIG_PCS_XPCS) := pcs-xpcs.o pcs-xpcs-nxp.o pcs-xpcs-wx.o 6 obj-$(CONFIG_PCS_XPCS) += pcs_xpcs.o 7 obj-$(CONFIG_PCS_LYNX) += pcs-lynx.o 8 obj-$(CONFIG_PCS_MTK_LYNXI) += pcs-mtk-lynxi.o 9 obj-$(CONFIG_PCS_RZN1_MIIC) += pcs-rzn1-miic.o
|
/openbmc/linux/arch/arm/boot/dts/renesas/ |
H A D | r9a06g032-rzn1d400-db.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the RZN1D-DB Board 9 /dts-v1/; 11 #include <dt-bindings/pinctrl/rzn1-pinctrl.h> 12 #include <dt-bindings/net/pcs-rzn1-miic.h> 17 model = "RZN1D-DB Board"; 18 compatible = "renesas,rzn1d400-db", "renesas,r9a06g032"; 21 stdout-path = "serial0:115200n8"; 30 pinctrl-0 = <&pins_can0>; 31 pinctrl-names = "default"; [all …]
|
H A D | r9a06g032.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/r9a06g032-sysctrl.h> 14 #address-cells = <1>; 15 #size-cells = <1>; 18 #address-cells = <1>; 19 #size-cells = <0>; 23 compatible = "arm,cortex-a7"; 30 compatible = "arm,cortex-a7"; 33 enable-method = "renesas,r9a06g032-smp"; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/net/dsa/ |
H A D | renesas,rzn1-a5psw.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/dsa/renesas,rzn1-a5psw.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Clément Léger <clement.leger@bootlin.com> 17 - $ref: dsa.yaml#/$defs/ethernet-ports 22 - enum: 23 - renesas,r9a06g032-a5psw 24 - const: renesas,rzn1-a5psw 31 - description: Device Level Ring (DLR) interrupt [all …]
|
/openbmc/linux/drivers/net/dsa/ |
H A D | rzn1_a5psw.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 15 #include <linux/pcs-rzn1-miic.h> 199 #define A5PSW_CPU_PORT (A5PSW_PORTS_NUM - 1) 209 #define A5PSW_MAX_MTU (A5PSW_JUMBO_LEN - A5PSW_EXTRA_MTU_LEN) 235 * struct a5psw - switch struct 246 * @reg_lock: Lock for register read-modify-write operation 256 struct phylink_pcs *pcs[A5PSW_PORTS_NUM - 1];
|
/openbmc/linux/ |
H A D | MAINTAINERS | 5 ---------- [all...] |
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |