Home
last modified time | relevance | path

Searched full:rv64i (Results 1 – 10 of 10) sorted by relevance

/openbmc/u-boot/arch/riscv/
H A DKconfig44 bool "RV64I"
48 Choose this option to target the RV64I base integer instruction set.
/openbmc/linux/Documentation/devicetree/bindings/riscv/
H A Dcpus.yaml155 riscv,isa-base = "rv64i";
181 riscv,isa-base = "rv64i";
202 riscv,isa-base = "rv64i";
H A Dextensions.yaml60 - rv64i
/openbmc/u-boot/doc/
H A DREADME.AX2516 - RV64I base integer instructions
/openbmc/qemu/target/riscv/
H A Dcpu-qom.h39 #define TYPE_RISCV_CPU_RV64I RISCV_CPU_TYPE_NAME("rv64i")
H A Dinstmap.h24 /* rv32i, rv64i, rv32m */
37 /* rv64i, rv64m */
H A Dinsn32.decode180 # *** RV64I Base Instruction Set (in addition to RV32I) ***
194 # *** RV128I Base Instruction Set (in addition to RV64I) ***
/openbmc/linux/arch/riscv/kernel/
H A Dcpu.c77 if (IS_ENABLED(CONFIG_64BIT) && strncasecmp(isa, "rv64i", 5)) { in riscv_early_of_processor_hartid()
78 pr_warn("CPU with hartid=%lu does not support rv64i", *hart); in riscv_early_of_processor_hartid()
/openbmc/linux/arch/riscv/
H A DKconfig334 bool "RV64I"
/openbmc/qemu/target/riscv/tcg/
H A Dtcg-cpu.c1184 * ISA RV64I. in cpu_set_profile()