/openbmc/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk356x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3568-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3568-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
H A D | rk3568.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 compatible = "rockchip,rk3568"; 12 compatible = "rockchip,rk3568-dwc-ahci", "snps,dwc-ahci"; 14 clocks = <&cru ACLK_SATA0>, <&cru CLK_SATA0_PMALIVE>, 15 <&cru CLK_SATA0_RXOOB>; 16 clock-names = "sata", "pmalive", "rxoob"; 19 phy-names = "sata-phy"; 20 ports-implemented = <0x1>; 21 power-domains = <&power RK3568_PD_PIPE>; 26 compatible = "rockchip,rk3568-pipe-phy-grf", "syscon"; [all …]
|
H A D | rk3568-fastrhino-r68s.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 #include "rk3568-fastrhino-r66s.dtsi" 7 compatible = "lunzn,fastrhino-r68s", "rockchip,rk3568"; 15 adc-keys { 16 compatible = "adc-keys"; 17 io-channels = <&saradc 0>; 18 io-channel-names = "buttons"; 19 keyup-threshold-microvolt = <1800000>; 21 button-recovery { 24 press-threshold-microvolt = <1750>; [all …]
|
H A D | rk3588.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "rk3588-pinctrl.dtsi" 11 compatible = "rockchip,rk3588-pcie3-phy-grf", "syscon"; 16 compatible = "rockchip,rk3588-pipe-phy-grf", "syscon"; 21 compatible = "rockchip,rk3588-i2s-tdm"; 24 clocks = <&cru MCLK_I2S8_8CH_TX>, <&cru MCLK_I2S8_8CH_TX>, <&cru HCLK_I2S8_8CH>; 25 clock-names = "mclk_tx", "mclk_rx", "hclk"; 26 assigned-clocks = <&cru CLK_I2S8_8CH_TX_SRC>; 27 assigned-clock-parents = <&cru PLL_AUPLL>; 29 dma-names = "tx"; [all …]
|
H A D | rk3568-nanopi-r5s.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 9 /dts-v1/; 10 #include "rk3568-nanopi-r5s.dtsi" 14 compatible = "friendlyarm,nanopi-r5s", "rockchip,rk3568"; 20 gpio-leds { 21 compatible = "gpio-leds"; 22 pinctrl-names = "default"; 23 pinctrl-0 = <&lan1_led_pin>, <&lan2_led_pin>, <&power_led_pin>, <&wan_led_pin>; 25 led-lan1 { 28 function-enumerator = <1>; [all …]
|
H A D | rk3568-evb1-v10.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/soc/rockchip,vop2.h> 12 #include "rk3568.dtsi" 15 model = "Rockchip RK3568 EVB1 DDR4 V10 Board"; 16 compatible = "rockchip,rk3568-evb1-v10", "rockchip,rk3568"; 26 stdout-path = "serial2:1500000n8"; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | rockchip,rk3568-cru.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/rockchip,rk3568-cru.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: ROCKCHIP rk3568 Family Clock Control Module 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 14 The RK3568 clock controller generates the clock and also implements a 19 preprocessor macros in the dt-bindings/clock/rk3568-cru.h headers and can be 25 - rockchip,rk3568-cru [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/media/ |
H A D | rockchip,rk3568-vepu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/rockchip,rk3568-vepu.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Nicolas Frattaroli <frattaroli.nicolas@gmail.com> 14 Hantro G1 video encode-only accelerators present on Rockchip SoCs. 19 - rockchip,rk3568-vepu 30 clock-names: 32 - const: aclk 33 - const: hclk [all …]
|
H A D | rockchip-rga.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/media/rockchip-rga.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 15 - Jacob Chen <jacob-chen@iotwrt.com> 16 - Ezequiel Garcia <ezequiel@collabora.com> 21 - const: rockchip,rk3288-rga 22 - const: rockchip,rk3399-rga 23 - items: 24 - enum: [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | phy-rockchip-naneng-combphy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/phy-rockchip-naneng-combphy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - rockchip,rk3568-naneng-combphy 16 - rockchip,rk3588-naneng-combphy 23 - description: reference clock 24 - description: apb clock 25 - description: pipe clock [all …]
|
H A D | rockchip,pcie3-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/rockchip,pcie3-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - rockchip,rk3568-pcie3-phy 16 - rockchip,rk3588-pcie3-phy 25 clock-names: 29 data-lanes: 32 (controller-number +1 ) [all …]
|
H A D | rockchip,inno-usb2phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/rockchip,inno-usb2phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - rockchip,px30-usb2phy 16 - rockchip,rk3128-usb2phy 17 - rockchip,rk3228-usb2phy 18 - rockchip,rk3308-usb2phy 19 - rockchip,rk3328-usb2phy [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/display/rockchip/ |
H A D | rockchip-vop2.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/rockchip/rockchip-vop2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 15 - Sandy Huang <hjc@rock-chips.com> 16 - Heiko Stuebner <heiko@sntech.de> 21 - rockchip,rk3566-vop 22 - rockchip,rk3568-vop 26 - description: 29 - description: [all …]
|
H A D | rockchip,dw-mipi-dsi.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/rockchip/rockchip,dw-mipi-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sandy Huang <hjc@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 16 - enum: 17 - rockchip,px30-mipi-dsi 18 - rockchip,rk3288-mipi-dsi 19 - rockchip,rk3399-mipi-dsi [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/soc/rockchip/ |
H A D | grf.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - items: 16 - enum: 17 - rockchip,rk3288-sgrf 18 - rockchip,rk3566-pipe-grf 19 - rockchip,rk3568-pcie3-phy-grf 20 - rockchip,rk3568-pipe-grf [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/ata/ |
H A D | rockchip,dwc-ahci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/ata/rockchip,dwc-ahci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Serge Semin <fancer.lancer@gmail.com> 22 - rockchip,rk3568-dwc-ahci 23 - rockchip,rk3588-dwc-ahci 25 - compatible 30 - enum: 31 - rockchip,rk3568-dwc-ahci [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/pci/ |
H A D | rockchip-dw-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/rockchip-dw-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Lin <shawn.lin@rock-chips.com> 11 - Simon Xue <xxm@rock-chips.com> 12 - Heiko Stuebner <heiko@sntech.de> 15 RK3568 SoC PCIe host controller is based on the Synopsys DesignWare 17 snps,dw-pcie.yaml. 20 - $ref: /schemas/pci/snps,dw-pcie.yaml# [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/mmc/ |
H A D | snps,dwcmshc-sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/mmc/snps,dwcmshc-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ulf Hansson <ulf.hansson@linaro.org> 11 - Jisheng Zhang <Jisheng.Zhang@synaptics.com> 14 - $ref: mmc-controller.yaml# 19 - rockchip,rk3568-dwcmshc 20 - rockchip,rk3588-dwcmshc 21 - snps,dwcmshc-sdhci [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/sound/ |
H A D | rockchip,i2s-tdm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/sound/rockchip,i2s-tdm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 15 - Nicolas Frattaroli <frattaroli.nicolas@gmail.com> 18 - $ref: dai-common.yaml# 23 - rockchip,px30-i2s-tdm 24 - rockchip,rk1808-i2s-tdm 25 - rockchip,rk3308-i2s-tdm 26 - rockchip,rk3568-i2s-tdm [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | rockchip-dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/rockchip-dwmac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - David Wu <david.wu@rock-chips.com> 18 - rockchip,px30-gmac 19 - rockchip,rk3128-gmac 20 - rockchip,rk3228-gmac 21 - rockchip,rk3288-gmac 22 - rockchip,rk3308-gmac [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/usb/ |
H A D | rockchip,dwc3.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 18 Documentation/devicetree/bindings/phy/phy-rockchip-inno-usb2.yaml 20 Type-C PHY 21 Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt 24 - $ref: snps,dwc3.yaml# 31 - rockchip,rk3328-dwc3 32 - rockchip,rk3568-dwc3 [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/power/ |
H A D | rockchip,power-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/rockchip,power-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 18 Power domains contained within power-controller node are 20 Documentation/devicetree/bindings/power/power-domain.yaml. 23 "power-domains" property that is a phandle for the 28 const: power-controller [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/ |
H A D | rockchip-saradc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/rockchip-saradc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - const: rockchip,saradc 16 - const: rockchip,rk3066-tsadc 17 - const: rockchip,rk3399-saradc 18 - const: rockchip,rk3588-saradc 19 - items: [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/thermal/ |
H A D | rockchip-thermal.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/thermal/rockchip-thermal.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - rockchip,px30-tsadc 16 - rockchip,rk3228-tsadc 17 - rockchip,rk3288-tsadc 18 - rockchip,rk3328-tsadc 19 - rockchip,rk3368-tsadc [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/iommu/ |
H A D | rockchip,iommu.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 23 - rockchip,iommu 24 - rockchip,rk3568-iommu 28 - description: configuration registers for MMU instance 0 29 - description: configuration registers for MMU instance 1 34 - description: interruption for MMU instance 0 35 - description: interruption for MMU instance 1 [all …]
|