Home
last modified time | relevance | path

Searched +full:pull +full:- +full:up (Results 1 – 25 of 430) sorted by relevance

12345678910>>...18

/openbmc/u-boot/doc/device-tree-bindings/gpio/
H A Dgpio-samsung.txt4 - compatible: Compatible property value should be "samsung,exynos4-gpio>".
6 - reg: Physical base address of the controller and length of memory mapped
9 - #gpio-cells: Should be 4. The syntax of the gpio specifier used by client nodes
14 [flags and pull up/down]
18 - Pin number: is a value between 0 to 7.
19 - Flags and Pull Up/Down: 0 - Pull Up/Down Disabled.
20 1 - Pull Down Enabled.
21 3 - Pull Up Enabled.
22 Bit 16 (0x00010000) - Input is active low.
23 - Drive Strength: 0 - 1x,
[all …]
H A Dintel,x86-pinctrl.txt3 Pin-muxing on x86 can be described with a node for the PINCTRL master
7 - compatible : "intel,x86-pinctrl"
11 - pad-offset - (required) offset in the IOBASE for the pin to configure
12 - gpio-offset - (required only when 'mode-gpio' is set) 2 cells
13 - offset in the GPIOBASE for the pin to configure
14 - the bit shift in this register (4 = bit 4)
15 - mode-gpio - (optional) standalone property to force the pin into GPIO mode
16 - mode-func - (optional) function number to assign to the pin. If
17 'mode-gpio' is set, this property will be ignored.
18 in case of 'mode-gpio' property set:
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-imx8/sci/svc/pad/
H A Dapi.h1 /* SPDX-License-Identifier: GPL-2.0+ */
29 #define SC_PAD_28FDSOI_DSE_18V_HS 7U /* High-speed for 1.8v */
38 #define SC_PAD_28FDSOI_PS_KEEPER 0U /* Bus-keeper (only valid for 1.8v) */
39 #define SC_PAD_28FDSOI_PS_PU 1U /* Pull-up */
40 #define SC_PAD_28FDSOI_PS_PD 2U /* Pull-down */
41 #define SC_PAD_28FDSOI_PS_NONE 3U /* No pull (disabled) */
44 #define SC_PAD_28FDSOI_PUS_30K_PD 0U /* 30K pull-down */
45 #define SC_PAD_28FDSOI_PUS_100K_PU 1U /* 100K pull-up */
46 #define SC_PAD_28FDSOI_PUS_3K_PU 2U /* 3K pull-up */
47 #define SC_PAD_28FDSOI_PUS_30K_PU 3U /* 30K pull-up */
[all …]
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dpinctrl-bindings.txt4 such as pull-up/down, tri-state, drive-strength etc are designated as pin
13 set up certain specific pin configurations. Some client devices need a
14 single static pin configuration, e.g. set up during initialization. Others
15 need to reconfigure pins at run-time, for example to tri-state pins when the
25 For example, a pin controller may set up its own "active" state when the
47 pinctrl-0: List of phandles, each pointing at a pin configuration
65 pinctrl-1: List of phandles, each pointing at a pin configuration
68 pinctrl-n: List of phandles, each pointing at a pin configuration
70 pinctrl-names: The list of names to assign states. List entry 0 defines the
78 pinctrl-names = "active", "idle";
[all …]
/openbmc/phosphor-webui/app/common/styles/base/
H A Dfoundation.scss7 /*! normalize-scss | MIT/GPLv2 License | bit.ly/normalize-scss */
17 font-family: sans-serif;
19 line-height: 1.15;
21 -ms-text-size-adjust: 100%;
23 -webkit-text-size-adjust: 100%;
35 * Add the correct display in IE 9-.
48 * Add the correct display in IE 9-.
65 box-sizing: content-box;
83 font-family: monospace, monospace;
85 font-size: 1em;
[all …]
/openbmc/u-boot/drivers/gpio/
H A Ddb8500_gpio.c2 * Code ported from Nomadik GPIO driver in ST-Ericsson Linux kernel code.
4 * copy-paste it to U-Boot.
11 * Ported to U-Boot by:
29 * The GPIO module in the db8500 Systems-on-Chip is an
37 #define GPIO_BLOCK(pin) (((pin + GPIO_PINS_PER_BLOCK) >> 5) - 1)
83 /* Can only be called from config_pin. Don't configure alt-mode directly */
102 * db8500_gpio_set_pull() - enable/disable pull up/down on a gpio
104 * @pull: one of DB8500_GPIO_PULL_DOWN, DB8500_GPIO_PULL_UP,
107 * Enables/disables pull up/down on a specified pin. This only takes effect if
111 * NOTE: If enabling the pull up/down, the caller must ensure that the GPIO is
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dstm32mp157-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
6 #include <dt-bindings/pinctrl/stm32-pinfunc.h>
10 pinctrl: pin-controller@50002000 {
11 #address-cells = <1>;
12 #size-cells = <1>;
13 compatible = "st,stm32mp157-pinctrl";
15 interrupt-parent = <&exti>;
17 pins-are-numbered;
20 gpio-controller;
[all …]
H A Dmt7623n-bananapi-bpi-r2.dts5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
12 model = "Bananapi BPI-R2";
13 compatible = "bananapi,bpi-r2", "mediatek,mt7623";
16 stdout-path = &uart2;
17 tick-timer = &timer0;
20 reg_1p8v: regulator-1p8v {
21 compatible = "regulator-fixed";
22 regulator-name = "fixed-1.8V";
23 regulator-min-microvolt = <1800000>;
[all …]
H A Dzynq-zc706.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2011 - 2015 Xilinx
6 /dts-v1/;
7 #include "zynq-7000.dtsi"
11 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";
28 stdout-path = "serial0:115200n8";
32 compatible = "usb-nop-xceiv";
33 #phy-cells = <0>;
38 ps-clk-frequency = <33333333>;
43 phy-mode = "rgmii-id";
[all …]
H A Drv1108.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/rv1108-cru.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
17 interrupt-parent = <&gic>;
27 #address-cells = <1>;
[all …]
H A Dzynq-zc702.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2011 - 2015 Xilinx
6 /dts-v1/;
7 #include "zynq-7000.dtsi"
11 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000";
28 stdout-path = "serial0:115200n8";
31 gpio-keys {
32 compatible = "gpio-keys";
38 wakeup-source;
44 linux,code = <103>; /* up */
[all …]
H A Dsun6i-a31-colombus.dts4 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 * This file is dual-licensed: you can use it either under the terms
45 /dts-v1/;
46 #include "sun6i-a31.dtsi"
47 #include "sunxi-common-regulators.dtsi"
49 #include <dt-bindings/gpio/gpio.h>
53 compatible = "wits,colombus", "allwinner,sun6i-a31";
60 stdout-path = "serial0:115200n8";
64 /* The lcd panel i2c interface is hooked up via gpios */
65 compatible = "i2c-gpio";
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-tegra/
H A Dpinmux.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * (C) Copyright 2010-2014
76 /* Defines a pin group cfg's low-power mode select */
82 PMUX_LPMD_NONE = -1,
91 PMUX_SCHMT_NONE = -1,
96 /* Defines whether a pin group cfg's high-speed mode is enabled or not */
100 PMUX_HSM_NONE = -1,
106 * pull up/down settings and tristate settings. Having set up one of these
113 u32 pull:2; /* pull up/down/normal PMUX_PULL_...*/ member
122 u32 od:2; /* open-drain or push-pull driver */
[all …]
/openbmc/u-boot/arch/arm/mach-keystone/include/mach/
H A Dmux-k2g.h1 /* SPDX-License-Identifier: GPL-2.0+ */
18 * 20:19 - buffer class RW fixed
19 * 18 - rxactive (Input enabled for the pad ) 0 - Di; 1 - En;
20 * 17 - pulltypesel (0 - PULLDOWN; 1 - PULLUP);
21 * 16 - pulluden (0 - PULLUP/DOWN EN; 1 - DI);
22 * 3:0 - muxmode (available modes 0:5)
26 #define PIN_PDIS (1 << 16) /* pull up/down disabled */
27 #define PIN_PTU (1 << 17) /* pull up */
28 #define PIN_PTD (0 << 17) /* pull down */
51 while ((pin_mux->reg_inx >= 0) && (pin_mux->reg_inx < MAX_PIN_N)) { in configure_pin_mux()
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-am33xx/
H A Dmux_am43xx.h1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
20 #define PULLDOWN_EN (0x0 << 17) /* Pull Down Selection */
21 #define PULLUP_EN (0x1 << 17) /* Pull Up Selection */
22 #define PULLUDEN (0x0 << 16) /* Pull up/down enable */
23 #define PULLUDDIS (0x1 << 16) /* Pull up/down disable */
H A Dmux_am33xx.h4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
28 #define PULLDOWN_EN (0x0 << 4) /* Pull Down Selection */
29 #define PULLUP_EN (0x1 << 4) /* Pull Up Selection */
30 #define PULLUDEN (0x0 << 3) /* Pull up enabled */
31 #define PULLUDDIS (0x1 << 3) /* Pull up disabled */
/openbmc/openbmc/poky/bitbake/lib/toaster/toastergui/static/css/
H A Dfont-awesome.min.css4 * -------------------------------------------------------
6 * can be found at: http://fortawesome.github.com/Font-Awesome/
9 * -------------------------------------------------------
10 * - The Font Awesome font is licensed under the SIL Open Font License - http://scripts.sil.org/OFL
11 * - Font Awesome CSS, LESS, and SASS files are licensed under the MIT License -
12 * http://opensource.org/licenses/mit-license.html
13 …* - The Font Awesome pictograms are licensed under the CC BY 3.0 License - http://creativecommons…
14 * - Attribution is no longer required in Font Awesome 3.0, but much appreciated:
15 * "Font Awesome by Dave Gandy - http://fortawesome.github.com/Font-Awesome"
18 * -------------------------------------------------------
[all …]
/openbmc/u-boot/arch/x86/include/asm/arch-braswell/
H A Dgpio.h1 /* SPDX-License-Identifier: GPL-2.0+ */
108 PULL_UP, /* On Die Termination Up */
118 P_NONE = 0, /* Pull None */
119 P_20K_L = 1, /* Pull Down 20K */
120 P_5K_L = 2, /* Pull Down 5K */
121 P_1K_L = 4, /* Pull Down 1K */
122 P_20K_H = 9, /* Pull Up 20K */
123 P_5K_H = 10, /* Pull Up 5K */
124 P_1K_H = 12 /* Pull Up 1K */
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsystem_manager.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
47 /* Weak pull up enable */
51 /* Pull up slew rate control */
56 /* Pull down slew rate control */
/openbmc/u-boot/board/freescale/mx25pdk/
H A Dmx25pdk.c1 // SPDX-License-Identifier: GPL-2.0+
11 #include <asm/arch/imx-regs.h>
12 #include <asm/arch/iomux-mx25.h>
35 * The original code enabled PUE and 100-k pull-down without PKE, so the right
37 * 0 for no pull
39 * PAD_CTL_PUS_100K_DOWN for 100-k pull-down
86 /* dram_init must store complete ramsize in gd->ram_size */ in dram_init()
87 gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE, in dram_init()
93 * Set up input pins with hysteresis and 100-k pull-ups
98 * The original code enabled PUE and 100-k pull-down without PKE, so the right
[all …]
/openbmc/qemu/tests/qtest/
H A Dstm32l4x5_gpio-test.c4 * Copyright (c) 2024 Arnaud Minier <arnaud.minier@telecom-paris.fr>
5 * Copyright (c) 2024 Inès Varhol <ines.varhol@telecom-paris.fr>
8 * See the COPYING file in the top-level directory.
12 #include "libqtest-single.h"
84 #define GPIO_ADDR_MASK (~(GPIO_SIZE - 1))
121 return (gpio_addr - GPIO_BASE_ADDR) / GPIO_SIZE; in get_gpio_id()
137 r = qtest_qmp(global_qtest, "{ 'execute': 'qom-set', 'arguments': " in disconnect_all_pins()
138 "{ 'path': %s, 'property': 'disconnected-pins', 'value': %d } }", in disconnect_all_pins()
151 r = qtest_qmp(global_qtest, "{ 'execute': 'qom-get', 'arguments':" in get_disconnected_pins()
152 " { 'path': %s, 'property': 'disconnected-pins'} }", path); in get_disconnected_pins()
[all …]
/openbmc/u-boot/arch/arm/mach-at91/include/mach/
H A Dat91_pio.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * [origin: Linux kernel include/asm-arm/arch-at91/at91_pio.h]
9 * Parallel I/O Controller (PIO) - System peripherals registers.
59 u32 mder; /* 0x50 Multi-driver Enable Register */
60 u32 mddr; /* 0x54 Multi-driver Disable Register */
61 u32 mdsr; /* 0x58 Multi-driver Status Register */
63 u32 pudr; /* 0x60 Pull-up Disable Register */
64 u32 puer; /* 0x64 Pull-up Enable Register */
65 u32 pusr; /* 0x68 Pad Pull-up Status Register */
76 u32 ppddr; /* 0x90 Pad Pull-down Disable Register */
[all …]
/openbmc/u-boot/include/
H A Dspl_gpio.h1 /* SPDX-License-Identifier: GPL-2.0+ */
16 * They correspond to the normal GPIO API (asm-generic/gpio.h). The GPIO
17 * number is encoded in an unsigned int by an SoC-specific means. Pull
18 * values are also SoC-specific.
30 * encoding is SoC-specific.
34 * spl_gpio_set_pull() - Set the pull up/down state of a GPIO
37 * @gpio: GPIO to adjust (SoC-specific)
38 * @pull: Pull value (SoC-specific)
39 * @return return 0 if OK, -ve on error
41 int spl_gpio_set_pull(void *regs, uint gpio, int pull);
[all …]
/openbmc/u-boot/board/nvidia/dalmore/
H A Dpinmux-config-dalmore.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
13 .pull = PMUX_PULL_##_pull, \
25 .pull = PMUX_PULL_##_pull, \
37 .pull = PMUX_PULL_##_pull, \
49 .pull = PMUX_PULL_##_pull, \
61 .pull = PMUX_PULL_##_pull, \
148 DEFAULT_PINMUX(GMI_AD6_PG6, SPI4, UP, NORMAL, INPUT),
149 DEFAULT_PINMUX(GMI_AD7_PG7, SPI4, UP, NORMAL, INPUT),
166 DEFAULT_PINMUX(SDMMC1_CMD_PZ1, SDMMC1, UP, NORMAL, INPUT),
[all …]
/openbmc/openbmc/poky/bitbake/lib/bb/fetch2/
H A Dhg.py10 # SPDX-License-Identifier: GPL-2.0-only
96 Build up an hg commandline based on ud
116 return "%s identify -i %s://%s/%s" % (ud.basecmd, proto, hgroot, ud.module)
125 options.append("-r %s" % ud.revision)
129 …cmd = "%s --config auth.default.prefix=* --config auth.default.username=%s --config auth.default.p…
132 elif command == "pull":
133 # do not pass options list; limiting pull to rev causes the local
137 …= "%s --config auth.default.prefix=* --config auth.default.username=%s --config auth.default.passw…
139 cmd = "%s pull" % (ud.basecmd)
140 elif command == "update" or command == "up":
[all …]

12345678910>>...18