/openbmc/linux/arch/arm64/boot/dts/hisilicon/ |
H A D | hikey970-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Pinctrl dts file for HiSilicon HiKey970 development board 6 #include <dt-bindings/pinctrl/hisi.h> 10 range: gpio-range { 11 #pinctrl-single,gpio-range-cells = <3>; 15 compatible = "pinctrl-single"; 17 #pinctrl-cells = <1>; 18 #gpio-range-cells = <0x3>; 19 pinctrl-single,register-width = <0x20>; 20 pinctrl-single,function-mask = <0x7>; [all …]
|
H A D | hikey960-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * pinctrl dts fils for Hislicon HiKey960 development board 7 #include <dt-bindings/pinctrl/hisi.h> 12 range: gpio-range { 13 #pinctrl-single,gpio-range-cells = <3>; 17 compatible = "pinctrl-single"; 19 #pinctrl-cells = <1>; 20 #gpio-range-cells = <0x3>; 21 pinctrl-single,register-width = <0x20>; 22 pinctrl-single,function-mask = <0x7>; [all …]
|
H A D | hikey-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * pinctrl dts fils for Hislicon HiKey development board 6 #include <dt-bindings/pinctrl/hisi.h> 11 pinctrl-names = "default"; 12 pinctrl-0 = < 20 boot_sel_pmx_func: boot-sel-pins { 21 pinctrl-single,pins = < 26 emmc_pmx_func: emmc-pins { 27 pinctrl-single,pins = < 41 sd_pmx_func: sd-pins { [all …]
|
/openbmc/linux/drivers/pinctrl/qcom/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_PINCTRL_MSM) += pinctrl-msm.o 4 obj-$(CONFIG_PINCTRL_APQ8064) += pinctrl-apq8064.o 5 obj-$(CONFIG_PINCTRL_APQ8084) += pinctrl-apq8084.o 6 obj-$(CONFIG_PINCTRL_IPQ4019) += pinctrl-ipq4019.o 7 obj-$(CONFIG_PINCTRL_IPQ5018) += pinctrl-ipq5018.o 8 obj-$(CONFIG_PINCTRL_IPQ8064) += pinctrl-ipq8064.o 9 obj-$(CONFIG_PINCTRL_IPQ5332) += pinctrl-ipq5332.o 10 obj-$(CONFIG_PINCTRL_IPQ8074) += pinctrl-ipq8074.o 11 obj-$(CONFIG_PINCTRL_IPQ6018) += pinctrl-ipq6018.o [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | allwinner,sun4i-a10-pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/allwinner,sun4i-a10-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#gpio-cells": 21 "#interrupt-cells": 30 - allwinner,sun4i-a10-pinctrl 31 - allwinner,sun5i-a10s-pinctrl [all …]
|
H A D | samsung,pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 11 - Sylwester Nawrocki <s.nawrocki@samsung.com> 12 - Tomasz Figa <tomasz.figa@gmail.com> 19 the following format 'pinctrl{n}' where n is a unique number for the alias. 22 - External GPIO interrupts (see interrupts property in pin controller node); 24 - External wake-up interrupts - multiplexed (capable of waking up the system [all …]
|
/openbmc/linux/drivers/pinctrl/freescale/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 21 bool "IMX1 pinctrl driver" 25 Say Y here to enable the imx1 pinctrl driver 28 bool "IMX27 pinctrl driver" 32 Say Y here to enable the imx27 pinctrl driver 36 bool "IMX25 pinctrl driver" 41 Say Y here to enable the imx25 pinctrl driver 44 bool "IMX35 pinctrl driver" 48 Say Y here to enable the imx35 pinctrl driver 51 bool "IMX50 pinctrl driver" [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_PINCTRL_IMX) += pinctrl-imx.o 4 obj-$(CONFIG_PINCTRL_IMX_SCU) += pinctrl-scu.o 5 obj-$(CONFIG_PINCTRL_IMX1_CORE) += pinctrl-imx1-core.o 6 obj-$(CONFIG_PINCTRL_IMX1) += pinctrl-imx1.o 7 obj-$(CONFIG_PINCTRL_IMX27) += pinctrl-imx27.o 8 obj-$(CONFIG_PINCTRL_IMX35) += pinctrl-imx35.o 9 obj-$(CONFIG_PINCTRL_IMX50) += pinctrl-imx50.o 10 obj-$(CONFIG_PINCTRL_IMX51) += pinctrl-imx51.o 11 obj-$(CONFIG_PINCTRL_IMX53) += pinctrl-imx53.o [all …]
|
/openbmc/linux/arch/arm/boot/dts/hisilicon/ |
H A D | hi3620-hi4511.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2012-2013 Linaro Ltd. 7 /dts-v1/; 13 compatible = "hisilicon,hi3620-hi4511"; 17 stdout-path = "serial0:115200n8"; 25 amba-bus { 31 pinctrl-names = "default", "sleep"; 32 pinctrl-0 = <&uart0_pmx_func &uart0_cfg_func>; 33 pinctrl-1 = <&uart0_pmx_idle &uart0_cfg_idle>; 38 pinctrl-names = "default", "sleep"; [all …]
|
/openbmc/linux/drivers/pinctrl/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # PINCTRL infrastructure and drivers 6 menuconfig PINCTRL config 9 if PINCTRL 29 bool "Debug PINCTRL calls" 32 Say Y here to add some extra checks and diagnostics to PINCTRL calls. 66 will be called pinctrl-apple-gpio. 69 bool "Axis ARTPEC-6 pin controller driver" 74 This is the driver for the Axis ARTPEC-6 pin controller. This driver 77 found in Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 4 subdir-ccflags-$(CONFIG_DEBUG_PINCTRL) += -DDEBUG 6 obj-y += core.o pinctrl-utils.o 7 obj-$(CONFIG_PINMUX) += pinmux.o 8 obj-$(CONFIG_PINCONF) += pinconf.o 9 obj-$(CONFIG_GENERIC_PINCONF) += pinconf-generic.o 10 obj-$(CONFIG_OF) += devicetree.o 12 obj-$(CONFIG_PINCTRL_AMD) += pinctrl-amd.o 13 obj-$(CONFIG_PINCTRL_APPLE_GPIO) += pinctrl-apple-gpio.o 14 obj-$(CONFIG_PINCTRL_ARTPEC6) += pinctrl-artpec6.o [all …]
|
/openbmc/linux/drivers/pinctrl/mediatek/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_EINT_MTK) += mtk-eint.o 4 obj-$(CONFIG_PINCTRL_MTK) += pinctrl-mtk-common.o 5 obj-$(CONFIG_PINCTRL_MTK_V2) += pinctrl-mtk-common-v2.o 6 obj-$(CONFIG_PINCTRL_MTK_MTMIPS) += pinctrl-mtmips.o 7 obj-$(CONFIG_PINCTRL_MTK_MOORE) += pinctrl-moore.o 8 obj-$(CONFIG_PINCTRL_MTK_PARIS) += pinctrl-paris.o 11 obj-$(CONFIG_PINCTRL_MT7620) += pinctrl-mt7620.o 12 obj-$(CONFIG_PINCTRL_MT7621) += pinctrl-mt7621.o 13 obj-$(CONFIG_PINCTRL_MT76X8) += pinctrl-mt76x8.o [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | ast2600-s6q.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 /dts-v1/; 5 #include "ast2600-u-boot.dtsi" 9 compatible = "quanta,s6q-bmc", "aspeed,ast2600"; 17 stdout-path = &uart5; 29 clock-frequency = <800000000>; 32 clock-frequency = <800000000>; 38 u-boot,dm-pre-reloc; 43 clock-frequency = <400000000>; 47 u-boot,dm-pre-reloc; [all …]
|
/openbmc/linux/drivers/pinctrl/sunxi/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-y += pinctrl-sunxi.o 6 obj-$(CONFIG_PINCTRL_SUNIV_F1C100S) += pinctrl-suniv-f1c100s.o 7 obj-$(CONFIG_PINCTRL_SUN4I_A10) += pinctrl-sun4i-a10.o 8 obj-$(CONFIG_PINCTRL_SUN5I) += pinctrl-sun5i.o 9 obj-$(CONFIG_PINCTRL_SUN6I_A31) += pinctrl-sun6i-a31.o 10 obj-$(CONFIG_PINCTRL_SUN6I_A31_R) += pinctrl-sun6i-a31-r.o 11 obj-$(CONFIG_PINCTRL_SUN8I_A23) += pinctrl-sun8i-a23.o 12 obj-$(CONFIG_PINCTRL_SUN8I_A23_R) += pinctrl-sun8i-a23-r.o 13 obj-$(CONFIG_PINCTRL_SUN8I_A33) += pinctrl-sun8i-a33.o [all …]
|
/openbmc/linux/drivers/pinctrl/intel/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 3 menu "Intel pinctrl drivers" 18 tristate "Intel Cherryview/Braswell pinctrl and GPIO driver" 21 Cherryview/Braswell pinctrl driver provides an interface that 25 tristate "Intel Lynxpoint pinctrl and GPIO driver" 28 Lynxpoint is the PCH of Intel Haswell. This pinctrl driver 41 tristate "Intel Alder Lake pinctrl and GPIO driver" 44 This pinctrl driver provides an interface that allows configuring 48 tristate "Intel Broxton pinctrl and GPIO driver" 51 Broxton pinctrl driver provides an interface that allows [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 4 obj-$(CONFIG_PINCTRL_BAYTRAIL) += pinctrl-baytrail.o 5 obj-$(CONFIG_PINCTRL_CHERRYVIEW) += pinctrl-cherryview.o 6 obj-$(CONFIG_PINCTRL_LYNXPOINT) += pinctrl-lynxpoint.o 7 obj-$(CONFIG_PINCTRL_TANGIER) += pinctrl-tangier.o 8 obj-$(CONFIG_PINCTRL_MERRIFIELD) += pinctrl-merrifield.o 9 obj-$(CONFIG_PINCTRL_MOOREFIELD) += pinctrl-moorefield.o 10 obj-$(CONFIG_PINCTRL_INTEL) += pinctrl-intel.o 11 obj-$(CONFIG_PINCTRL_ALDERLAKE) += pinctrl-alderlake.o 12 obj-$(CONFIG_PINCTRL_BROXTON) += pinctrl-broxton.o [all …]
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | ste-href.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2012 ST-Ericsson AB 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/leds/common.h> 8 #include "ste-href-family-pinctrl.dtsi" 17 compatible = "simple-battery"; 18 battery-type = "lithium-ion-polymer"; 21 thermal-zones { 22 battery-thermal { 24 polling-delay = <0>; [all …]
|
H A D | stm32mp135f-dk.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/regulator/st,stm32mp13-regulator.h> 15 #include "stm32mp13-pinctrl.dtsi" 18 model = "STMicroelectronics STM32MP135F-DK Discovery Board"; 19 compatible = "st,stm32mp135f-dk", "st,stm32mp135"; [all …]
|
H A D | stm32mp157c-ev1.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 /dts-v1/; 8 #include "stm32mp157c-ed1.dts" 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/media/video-interfaces.h> 15 compatible = "st,stm32mp157c-ev1", "st,stm32mp157c-ed1", "st,stm32mp157"; 23 stdout-path = "serial0:115200n8"; 27 clk_ext_camera: clk-ext-camera { [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6ull-phytec-tauri.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include "imx6ull-phytec-phycore-som.dtsi" 13 model = "PHYTEC phyGate-Tauri i.MX6 UltraLite"; 14 compatible = "phytec,imx6ull-phygate-tauri", 15 "phytec,imx6ull-pcl063", "fsl,imx6ull"; 22 gpio_keys: gpio-keys { 23 compatible = "gpio-key"; 24 pinctrl-names = "default"; 25 pinctrl-0 = <&pinctrl_gpio_keys>; [all …]
|
H A D | imx6sll-kobo-clarahd.dts | 1 // SPDX-License-Identifier: (GPL-2.0) 5 * Name on mainboard is: 37NB-E60K00+4A4 17 /dts-v1/; 19 #include <dt-bindings/input/input.h> 20 #include <dt-bindings/gpio/gpio.h> 30 assigned-clocks = <&clks IMX6SLL_CLK_PLL4_AUDIO_DIV>; 31 assigned-clock-rates = <393216000>; 35 arm-supply = <&dcdc3_reg>; 36 soc-supply = <&dcdc1_reg>; 40 pinctrl-names = "default"; [all …]
|
H A D | imx6sl-tolino-shine3.dts | 1 // SPDX-License-Identifier: (GPL-2.0) 5 * Name on mainboard is: 37NB-E60K00+4A4 17 /dts-v1/; 19 #include <dt-bindings/input/input.h> 20 #include <dt-bindings/gpio/gpio.h> 26 compatible = "kobo,tolino-shine3", "fsl,imx6sl"; 30 pinctrl-names = "default"; 31 pinctrl-0 = <&pinctrl_gpio_keys>; 35 pinctrl-names = "default","sleep"; 36 pinctrl-0 = <&pinctrl_i2c1>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/ti/omap/ |
H A D | am335x-pocketbeagle.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 7 /dts-v1/; 10 #include "am335x-osd335x-common.dtsi" 14 compatible = "ti,am335x-pocketbeagle", "ti,am335x-bone", "ti,am33xx"; 17 stdout-path = &uart0; 21 pinctrl-names = "default"; 22 pinctrl-0 = <&usr_leds_pins>; 24 compatible = "gpio-leds"; 26 led-usr0 { [all …]
|
/openbmc/u-boot/drivers/pinctrl/ |
H A D | Kconfig | 2 # PINCTRL infrastructure and drivers 7 config PINCTRL config 11 This enables the basic support for pinctrl framework. You may want 16 depends on PINCTRL && OF_CONTROL 19 This provides Linux-compatible device tree interface for the pinctrl 21 it parses a device tree to look for the pinctrl device which the 24 If this option is disabled (it is the only possible choice for non-DT 25 boards), the pinctrl core provides no systematic mechanism for 26 identifying peripheral devices, applying needed pinctrl settings. 27 It is totally up to the implementation of each low-level driver. [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/mxs/ |
H A D | imx28-m28evk.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 /dts-v1/; 8 #include "imx28-m28.dtsi" 15 compatible = "pwm-backlight"; 17 brightness-levels = <0 4 8 16 32 64 128 255>; 18 default-brightness-level = <6>; 21 reg_vddio_sd0: regulator-1 { 22 compatible = "regulator-fixed"; 23 regulator-name = "vddio-sd0"; 24 regulator-min-microvolt = <3300000>; [all …]
|