Home
last modified time | relevance | path

Searched +full:pclk +full:- +full:sample (Results 1 – 25 of 117) sorted by relevance

12345

/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dallwinner,sun4i-a10-csi.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/allwinner,sun4i-a10-csi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
13 description: |-
20 - const: allwinner,sun4i-a10-csi1
21 - const: allwinner,sun7i-a20-csi0
22 - items:
[all …]
H A Dmarvell,mmp2-ccic.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/media/marvell,mmp2-ccic.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Lubomir Rintel <lkundrak@v3.sk>
15 pattern: '^camera@[a-f0-9]+$'
18 const: marvell,mmp2-ccic
26 power-domains:
30 $ref: /schemas/graph.yaml#/$defs/port-base
35 $ref: video-interfaces.yaml#
[all …]
H A Dst,stm32-dcmi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/media/st,stm32-dcmi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hugues Fruchet <hugues.fruchet@foss.st.com>
14 const: st,stm32-dcmi
25 clock-names:
27 - const: mclk
32 dma-names:
34 - const: tx
[all …]
H A Datmel,isc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
2 # Copyright (C) 2016-2021 Microchip Technology, Inc.
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Eugen Hristev <eugen.hristev@microchip.com>
22 const: atmel,sama5d2-isc
34 clock-names:
36 - const: hclock
37 - const: iscck
38 - const: gck
[all …]
H A Dallwinner,sun6i-a31-csi.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/media/allwinner,sun6i-a31-csi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
16 - allwinner,sun6i-a31-csi
17 - allwinner,sun8i-a83t-csi
18 - allwinner,sun8i-h3-csi
19 - allwinner,sun8i-v3s-csi
[all …]
H A Datmel-isi.txt2 ----------------------------------
5 - compatible: must be "atmel,at91sam9g45-isi" or "microchip,sam9x60-isi".
6 - reg: physical base address and length of the registers set for the device.
7 - interrupts: should contain IRQ line for the ISI.
8 - clocks: list of clock specifiers, corresponding to entries in the clock-names
9 property; please refer to clock-bindings.txt.
10 - clock-names: required elements: "isi_clk".
11 - pinctrl-names, pinctrl-0: please refer to pinctrl-bindings.txt.
15 defined in Documentation/devicetree/bindings/media/video-interfaces.txt.
18 ------------------------
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dmt9m111.txt4 array size of 1280H x 1024V. It is programmable through a simple two-wire serial
8 - compatible: value should be "micron,mt9m111"
9 - clocks: reference to the master clock.
10 - clock-names: shall be "mclk".
13 sub-node for its digital output video port, in accordance with the video
15 Documentation/devicetree/bindings/media/video-interfaces.txt
18 - pclk-sample: For information see ../video-interfaces.txt. The value is set to
28 clock-names = "mclk";
32 remote-endpoint = <&pxa_camera>;
33 pclk-sample = <1>;
H A Dtvp514x.txt3 The TVP5146/TVP5146m2/TVP5147/TVP5147m1 device is high quality, single-chip
5 video formats into digital video component. The tvp514x decoder supports analog-
6 to-digital (A/D) conversion of component RGB and YPbPr signals as well as A/D
7 conversion and decoding of NTSC, PAL and SECAM composite and S-video into
11 - compatible : value should be either one among the following
17 - hsync-active: HSYNC Polarity configuration for endpoint.
19 - vsync-active: VSYNC Polarity configuration for endpoint.
21 - pclk-sample: Clock polarity of the endpoint.
24 media/video-interfaces.txt.
37 hsync-active = <1>;
[all …]
H A Dtvp7002.txt7 - compatible : Must be "ti,tvp7002"
10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
13 - vsync-active: VSYNC Polarity configuration for the bus. Default value when
16 - pclk-sample: Clock polarity of the bus. Default value when this property is
19 - sync-on-green-active: Active state of Sync-on-green signal property of the
24 - field-even-active: Active-high Field ID output polarity control of the bus.
31 video-interfaces.txt.
44 hsync-active = <1>;
45 vsync-active = <1>;
46 pclk-sample = <0>;
[all …]
H A Dovti,ov772x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo@jmondi.org>
20 - ovti,ov7720
21 - ovti,ov7725
29 reset-gpios:
34 powerdown-gpios:
40 $ref: /schemas/graph.yaml#/$defs/port-base
46 $ref: /schemas/media/video-interfaces.yaml#
[all …]
H A Dti,ds90ub913.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Texas Instruments DS90UB913 FPD-Link III Serializer
10 - Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>
13 The TI DS90UB913 is an FPD-Link III video serializer for parallel video.
18 - ti,ds90ub913a-q1
20 '#gpio-cells':
27 gpio-controller: true
34 clock-names:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Damlogic,axg-tdm-formatters.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/amlogic,axg-tdm-formatters.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jerome Brunet <jbrunet@baylibre.com>
15 - amlogic,g12a-tdmout
16 - amlogic,sm1-tdmout
17 - amlogic,axg-tdmout
18 - amlogic,g12a-tdmin
19 - amlogic,sm1-tdmin
[all …]
H A Datmel,sama5d2-pdmic.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/sound/atmel,sama5d2-pdmic.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Claudiu Beznea <claudiu.beznea@microchip.com>
16 that decodes an incoming PDM sample stream.
20 const: atmel,sama5d2-pdmic
30 - description: peripheral clock
31 - description: generated clock
33 clock-names:
[all …]
/openbmc/linux/sound/soc/meson/
H A Daxg-tdm-formatter.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
13 #include "axg-tdm-formatter.h"
19 struct clk *pclk; member
33 unsigned int ch = ts->channels; in axg_tdm_formatter_set_channel_masks()
53 if ((BIT(i + k) & ts->mask[j]) && ch) { in axg_tdm_formatter_set_channel_masks()
55 ch -= 1; in axg_tdm_formatter_set_channel_masks()
68 return -EINVAL; in axg_tdm_formatter_set_channel_masks()
82 struct axg_tdm_stream *ts = formatter->stream; in axg_tdm_formatter_enable()
87 if (formatter->enabled) in axg_tdm_formatter_enable()
104 ret = reset_control_reset(formatter->reset); in axg_tdm_formatter_enable()
[all …]
H A Daxg-pdm.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
12 #include <sound/soc-dai.h>
53 #define PDM_CHAN_CTRL_POINTER_MAX ((1 << PDM_CHAN_CTRL_POINTER_WIDTH) - 1)
96 struct clk *pclk; member
134 axg_pdm_enable(priv->map); in axg_pdm_trigger()
140 axg_pdm_disable(priv->map); in axg_pdm_trigger()
144 return -EINVAL; in axg_pdm_trigger()
150 const struct axg_pdm_filters *filters = priv->cfg->filters; in axg_pdm_get_os()
151 unsigned int os = filters->hcic.ds; in axg_pdm_get_os()
160 os *= filters->lpf[i].ds; in axg_pdm_get_os()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dti,tfp410.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tomi Valkeinen <tomi.valkeinen@ti.com>
11 - Jyri Sarha <jsarha@ti.com>
21 powerdown-gpios:
26 Data de-skew value in 350ps increments, from 0 to 7, as configured
27 through the DK[3:1] pins. The de-skew multiplier is computed as
28 (DK[3:1] - 4), so it ranges from -4 to 3.
38 $ref: /schemas/graph.yaml#/$defs/port-base
[all …]
H A Dlvds-codec.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/lvds-codec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
16 LVDS is a physical layer specification defined in ANSI/TIA/EIA-644-A. Multiple
21 [JEIDA] "Digital Interface Standards for Monitor", JEIDA-59-1999, February
28 Those devices have been marketed under the FPD-Link and FlatLink brand names
34 - items:
35 - enum:
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcor-avenger96.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved
9 #include "stm32mp15xx-dhcor-io1v8.dtsi"
22 cec_clock: clk-cec-fixed {
23 #clock-cells = <0>;
24 compatible = "fixed-clock";
25 clock-frequency = <24000000>;
29 stdout-path = "serial0:115200n8";
32 hdmi-out {
33 compatible = "hdmi-connector";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Damlogic,axg-audio-clkc.txt9 - compatible : should be "amlogic,axg-audio-clkc" for the A113X and A113D,
10 "amlogic,g12a-audio-clkc" for G12A,
11 "amlogic,sm1-audio-clkc" for S905X3.
12 - reg : physical base address of the clock controller and length of
14 - clocks : a list of phandle + clock-specifier pairs for the clocks listed
15 in clock-names.
16 - clock-names : must contain the following:
17 * "pclk" - Main peripheral bus clock
19 * "mst_in[0-7]" - 8 input plls to generate clock signals
20 * "slv_sclk[0-9]" - 10 slave bit clocks provided by external
[all …]
/openbmc/linux/sound/soc/atmel/
H A Datmel-i2s.c1 // SPDX-License-Identifier: GPL-2.0-only
29 * ---- I2S Controller Register map ----
44 * ---- Control Register (Write-only) ----
55 * ---- Mode Register (Read/Write) ----
96 /* x sample transmitted when underrun */
98 #define ATMEL_I2SC_MR_TXSAME_ZERO (0 << 14) /* Zero sample */
99 #define ATMEL_I2SC_MR_TXSAME_PREVIOUS (1 << 14) /* Previous sample */
124 * ---- Status Registers ----
143 * ---- Interrupt Enable/Disable/Mask Registers ----
199 struct clk *pclk; member
[all …]
H A Dmchp-spdiftx.c1 // SPDX-License-Identifier: GPL-2.0
22 * ---- S/PDIF Transmitter Controller Register map ----
39 * ---- Control Register (Write-only) ----
45 * ---- Mode Register (Read/Write) ----
73 /* Valid Bits per Sample */
88 /* Bytes per Sample */
92 * ---- Interrupt Enable/Disable/Mask/Status Register (Write/Read-only) ----
195 struct clk *pclk; member
205 regmap_read(dev->regmap, SPDIFTX_MR, &mr); in mchp_spdiftx_is_running()
211 struct mchp_spdiftx_mixer_control *ctrl = &dev->control; in mchp_spdiftx_channel_status_write()
[all …]
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-s3-pinecube.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR X11)
6 /dts-v1/;
7 #include "sun8i-v3.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
13 compatible = "pine64,pinecube", "sochip,s3", "allwinner,sun8i-v3";
20 stdout-path = "serial0:115200n8";
24 compatible = "gpio-leds";
38 compatible = "regulator-fixed";
39 regulator-name = "vcc5v0";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dsnps,dw-apb-ssi.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/spi/snps,dw-apb-ssi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mark Brown <broonie@kernel.org>
13 - $ref: spi-controller.yaml#
14 - if:
19 - mscc,ocelot-spi
20 - mscc,jaguar2-spi
25 - if:
[all …]
/openbmc/linux/arch/arm/boot/dts/renesas/
H A Dr8a7742-iwg21d-q7-dbcm-ov5640-single.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 * the iWave-RZ/G1H Qseven board development platform connected with the
10 #include <dt-bindings/media/video-interfaces.h>
21 clock-names = "xclk";
22 AVDD-supply = <&reg_2p8v>;
23 DOVDD-supply = <&reg_2p8v>;
24 DVDD-supply = <&reg_1p8v>;
29 bus-width = <8>;
30 data-shift = <2>;
31 bus-type = <MEDIA_BUS_TYPE_BT656>;
[all …]
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drv1108.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/clock/rv1108-cru.h>
7 #include <dt-bindings/pinctrl/rockchip.h>
8 #include <dt-bindings/thermal/thermal.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
15 interrupt-parent = <&gic>;
[all …]

12345