/openbmc/linux/drivers/w1/slaves/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # 1-wire slaves configuration 6 menu "1-wire Slaves" 11 Say Y here if you want to connect 1-wire thermal sensors to your 12 wire. 17 Say Y here if you want to connect 1-wire 18 simple 64bit memory rom(ds2401/ds2411/ds1990*) to your wire. 23 Say Y or M here if you want to use a DS2405 1-wire 24 single-channel addressable switch. 25 This device can also work as a single-channel [all …]
|
/openbmc/linux/include/linux/mfd/ |
H A D | motorola-cpcap.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 6 * Copyright (C) 2007-2009 Motorola, Inc. 186 #define CPCAP_REG_OWDC 0x0eb0 /* One Wire Device Control */ 212 #define CPCAP_REG_OW1C 0x1200 /* One Wire 1 Command */ 213 #define CPCAP_REG_OW1D 0x1204 /* One Wire 1 Data */ 214 #define CPCAP_REG_OW1I 0x1208 /* One Wire 1 Interrupt */ 215 #define CPCAP_REG_OW1IE 0x120c /* One Wire 1 Interrupt Enable */ 217 #define CPCAP_REG_OW1 0x1214 /* One Wire 1 Control */ 219 #define CPCAP_REG_OW2C 0x1220 /* One Wire 2 Command */ 220 #define CPCAP_REG_OW2D 0x1224 /* One Wire 2 Data */ [all …]
|
/openbmc/u-boot/drivers/w1/ |
H A D | Kconfig | 5 menu "1-Wire support" 8 bool "Enable 1-wire controllers support" 12 Support for the Dallas 1-Wire bus. 17 bool "Enable 1-wire GPIO bitbanging" 21 Emulate a 1-wire bus using a GPIO. 24 bool "Enable 1-wire controller on i.MX processors" 28 Support the one wire controller found in some members of the NXP 33 Newer i.MX SoCs such as the i.MX6 do not have one wire controllers.
|
H A D | mxc_w1.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Driver for one wire controller in some i.MX Socs 8 * Newer i.MX SoCs such as the i.MX6 do not have one wire controllers. 30 #define MXC_W1_CONTROL_WR(x) BIT(5 - (x)) 53 * this is the low level routine to read/write a bit on the One Wire 59 u16 *ctrl_addr = &pdata->regs->control; in mxc_w1_touch_bit() 67 while (timeout_cnt--) { in mxc_w1_touch_bit() 80 struct mxc_w1_regs *regs = pdata->regs; in mxc_w1_read_byte() 93 readw(®s->tx_rx); in mxc_w1_read_byte() 94 writew(0xFF, ®s->tx_rx); in mxc_w1_read_byte() [all …]
|
/openbmc/linux/Documentation/peci/ |
H A D | peci.rst | 1 .. SPDX-License-Identifier: GPL-2.0-only 13 controller is acting as a PECI originator and the processor - as 15 PECI can be used in both single processor and multiple-processor based 24 PECI Wire 25 --------- 27 PECI Wire interface uses a single wire for self-clocking and data 28 transfer. It does not require any additional control lines - the 29 physical layer is a self-clocked one-wire bus signal that begins each 32 value is logic '0' or logic '1'. PECI Wire also includes variable data 35 For PECI Wire, each processor package will utilize unique, fixed [all …]
|
/openbmc/linux/drivers/w1/masters/ |
H A D | sgi_w1.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * sgi_w1.c - w1 master driver for one wire support in SGI ASICs 13 #include <linux/platform_data/sgi-w1.h> 41 * reset the device on the One Wire interface 49 writel(MCR_PACK(520, 65), dev->mcr); in sgi_w1_reset_bus() 50 ret = sgi_w1_wait(dev->mcr); in sgi_w1_reset_bus() 56 * this is the low level routine to read/write a bit on the One Wire 66 writel(MCR_PACK(6, 13), dev->mcr); in sgi_w1_touch_bit() 68 writel(MCR_PACK(80, 30), dev->mcr); in sgi_w1_touch_bit() 70 ret = sgi_w1_wait(dev->mcr); in sgi_w1_touch_bit() [all …]
|
H A D | mxc_w1.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2005-2008 Freescale Semiconductor, Inc. All Rights Reserved. 22 # define MXC_W1_CONTROL_WR(x) BIT(5 - (x)) 37 * reset the device on the One Wire interface 45 writeb(MXC_W1_CONTROL_RPP, dev->regs + MXC_W1_CONTROL); in mxc_w1_ds2_reset_bus() 53 u8 ctrl = readb(dev->regs + MXC_W1_CONTROL); in mxc_w1_ds2_reset_bus() 55 /* PST bit is valid after the RPP bit is self-cleared */ in mxc_w1_ds2_reset_bus() 64 * this is the low level routine to read/write a bit on the One Wire 73 writeb(MXC_W1_CONTROL_WR(bit), dev->regs + MXC_W1_CONTROL); in mxc_w1_ds2_touch_bit() 81 u8 ctrl = readb(dev->regs + MXC_W1_CONTROL); in mxc_w1_ds2_touch_bit() [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/sound/ |
H A D | awinic,aw8738.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Stephan Gerhold <stephan@gerhold.net> 14 (set using one-wire pulse control). The mode configures the speaker-guard 18 - $ref: dai-common.yaml# 24 mode-gpios: 26 GPIO used for one-wire pulse control. The pin is typically called SHDN 27 (active-low), but this is misleading since it is actually more than 32 description: Operation mode (number of pulses for one-wire pulse control) [all …]
|
H A D | mt6359.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Eason Yen <eason.yen@mediatek.com> 11 - Jiaxin Yu <jiaxin.yu@mediatek.com> 12 - Shane Chien <shane.chien@mediatek.com> 20 mediatek,dmic-mode: 24 signal. 0 means two wires, 1 means one wire. Default value is 0. 26 - 0 # two wires 27 - 1 # one wire [all …]
|
/openbmc/linux/Documentation/w1/ |
H A D | w1-generic.rst | 2 Introduction to the 1-wire (w1) subsystem 5 The 1-wire bus is a simple master-slave bus that communicates via a single 6 signal wire (plus ground, so two wires). 18 - DS9490 usb device 19 - W1-over-GPIO 20 - DS2482 (i2c to w1 bridge) 21 - Emulated devices, such as a RS232 converter, parallel port adapter, etc 25 ------------------------------ 29 - sysfs entries for that w1 master are created 30 - the w1 bus is periodically searched for new slave devices [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/w1/ |
H A D | omap-hdq.txt | 1 * OMAP HDQ One wire bus master controller 4 - compatible : should be "ti,omap3-1w" or "ti,am4372-hdq" 5 - reg : Address and length of the register set for the device 6 - interrupts : interrupt line. 7 - ti,hwmods : "hdq1w" 10 - ti,mode: should be "hdq": HDQ mode "1w": one-wire mode. 15 - From omap3.dtsi 17 compatible = "ti,omap3-1w";
|
H A D | maxim,ds2482.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Maxim One wire bus master controller 10 - Stefan Wahren <stefan.wahren@chargebyte.com> 13 I2C to 1-wire bridges 15 https://www.analog.com/media/en/technical-documentation/data-sheets/ds2482-100.pdf 16 https://www.analog.com/media/en/technical-documentation/data-sheets/DS2482-800.pdf 17 https://www.analog.com/media/en/technical-documentation/data-sheets/DS2484.pdf 22 - maxim,ds2482 [all …]
|
/openbmc/linux/Documentation/driver-api/gpio/ |
H A D | intro.rst | 16 - The descriptor-based interface is the preferred way to manipulate GPIOs, 18 - The legacy integer-based interface which is considered deprecated (but still 21 The remainder of this document applies to the new descriptor-based interface. 23 integer-based interface. 29 A "General Purpose Input/Output" (GPIO) is a flexible software-controlled 37 System-on-Chip (SOC) processors heavily rely on GPIOs. In some cases, every 38 non-dedicated pin can be configured as a GPIO; and most chips have at least 43 Most PC southbridges have a few dozen GPIO-capable pins (with only the BIOS 48 - Output values are writable (high=1, low=0). Some chips also have 49 options about how that value is driven, so that for example only one [all …]
|
/openbmc/qemu/qapi/ |
H A D | introspect.json | 1 # -*- Mode: Python -*- 10 # See the COPYING file in the top-level directory. 17 # @query-qmp-schema: 19 # Command query-qmp-schema exposes the QMP wire ABI as an array of 28 # Furthermore, while we strive to keep the QMP wire format 29 # backwards-compatible across qemu versions, the introspection output 30 # is not guaranteed to have the same stability. For example, one 32 # non-variant, while another lists the same member only through the 34 # string into a specific enum or from one specific type into an 42 # with different meta-types). [all …]
|
/openbmc/u-boot/doc/device-tree-bindings/w1/ |
H A D | w1-gpio.txt | 1 W1 gpio device binding - one wire protocol over bitbanged gpio 9 Also check doc/device-tree-bindings/w1-eeprom for possible child nodes drivers 12 - drivers/w1/w1-gpio.c 14 Software w1 device-tree node properties: 16 * compatible = "w1-gpio"; 18 This is the gpio used for one wire protocol, using bitbanging 26 compatible = "w1-gpio"; 33 compatible = "w1-gpio";
|
/openbmc/linux/Documentation/devicetree/bindings/spi/ |
H A D | icpdas-lp8841-spi-rtc.txt | 1 * ICP DAS LP-8841 SPI Controller for RTC 3 ICP DAS LP-8841 contains a DS-1302 RTC. RTC is connected to an IO 6 The device uses the standard MicroWire half-duplex transfer timing. 13 - #address-cells: should be 1 15 - #size-cells: should be 0 17 - compatible: should be "icpdas,lp8841-spi-rtc" 19 - reg: should provide IO memory address 23 - There can be only one slave device. 25 - The spi slave node should claim the following flags which are 28 - spi-3wire: The master itself has only 3 wire. It cannor work in [all …]
|
/openbmc/linux/include/linux/ |
H A D | w1.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 12 * struct w1_reg_num - broken out slave device id 49 * struct w1_slave - holds a single slave device on the bus 51 * @owner: Points to the one wire "wire" kernel module. 84 * struct w1_bus_master - operations available on a bus master 92 * @touch_bit: the lowest-level function for devices that really support the 93 * 1-wire protocol. 94 * touch_bit(0) = write-0 cycle 95 * touch_bit(1) = write-1 / read cycle 111 * @reset_bus: long write-0 with a read for the presence pulse detection [all …]
|
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-graphics/tslib/ |
H A D | tslib_1.23.bb | 9 LICENSE = "LGPL-2.0-or-later & GPL-2.0-or-later" 15 …s://github.com/kergoth/tslib/releases/download/${PV}/tslib-${PV}.tar.xz;downloadfilename=tslib-${P… 26 PACKAGECONFIG[debounce] = "--enable-debounce,--disable-debounce" 27 PACKAGECONFIG[dejitter] = "--enable-dejitter,--disable-dejitter" 28 PACKAGECONFIG[evthres] = "--enable-evthres,--disable-evthres" 29 PACKAGECONFIG[iir] = "--enable-iir,--disable-iir" 30 PACKAGECONFIG[linear] = "--enable-linear,--disable-linear" 31 PACKAGECONFIG[median] = "--enable-median,--disable-median" 32 PACKAGECONFIG[pthres] = "--enable-pthres,--disable-pthres" 33 PACKAGECONFIG[skip] = "--enable-skip,--disable-skip" [all …]
|
/openbmc/linux/Documentation/i2c/ |
H A D | summary.rst | 6 a protocol developed by Philips. It is a slow two-wire protocol (variable 12 e.g. TWI (Two Wire Interface), IIC. 14 The latest official I2C specification is the `"I2C-bus specification and user 16 published by NXP Semiconductors. However, you need to log-in to the site to 18 `here <https://web.archive.org/web/20210813122132/https://www.nxp.com/docs/en/user-guide/UM10204.pd… 37 one or more *master* chips and one or more *slave* chips. 39 .. kernel-figure:: i2c_bus.svg 40 :alt: Simple I2C bus with one master and 3 slaves 57 video-related chips. 60 I2C adapter, and drivers for your I2C devices (usually one driver for each
|
/openbmc/linux/Documentation/hwmon/ |
H A D | adt7411.rst | 17 ----------- 22 The ADT7411 can use an I2C/SMBus compatible 2-wire interface or an 23 SPI-compatible 4-wire interface. It provides a 10-bit analog to digital 25 internal temperature sensor, but an external one can also be connected (one 26 loses 2 inputs then). There are high- and low-limit registers for all inputs. 30 sysfs-Interface 31 --------------- 35 in[1-8]_input analog 1-8 input 48 -----
|
H A D | lm85.rst | 79 - Philip Pokorny <ppokorny@penguincomputing.com>, 80 - Frodo Looijaard <frodol@dds.nl>, 81 - Richard Barrington <rich_b_nz@clear.net.nz>, 82 - Margit Schubert-While <margitsw@t-online.de>, 83 - Justin Thiessen <jthiessen@penguincomputing.com> 86 ----------- 92 The LM85 uses the 2-wire interface compatible with the SMBUS 2.0 94 temperatures and five (5) voltages. It has four (4) 16-bit counters for 104 The temperatures measured are one internal diode, and two remote diodes. 106 measure a thermal diode like the one in a Pentium 4 processor in a socket [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/leds/backlight/ |
H A D | kinetic,ktd253.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Kinetic Technologies KTD253 and KTD259 one-wire backlight 10 - Linus Walleij <linus.walleij@linaro.org> 16 using pulses on the enable wire. This is sometimes referred to as 20 - $ref: common.yaml# 25 - enum: 26 - kinetic,ktd253 27 - kinetic,ktd259 [all …]
|
/openbmc/openbmc/meta-raspberrypi/docs/ |
H A D | extra-build-config.md | 6 <http://www.yoctoproject.org/docs/latest/ref-manual/ref-manual.html> 32 See: <https://www.raspberrypi.com/documentation/computers/config_txt.html#memory-options> 36 …erland`. Be aware that `userland` has not support for 64-bit arch. If you disable `vc4` on a 64-bi… 50 See: <https://www.raspberrypi.com/documentation/computers/config_txt.html#licence-key-and-codec-opt… 70 before loading the kernel. By default it is one second. This is useful if your 85 …b`. The "mmc" is required to load an image from the SD card, following the u-boot specification. S… 108 See: <https://www.raspberrypi.com/documentation/computers/config_txt.html#overclocking-options> 125 See: <https://www.raspberrypi.com/documentation/computers/configuration.html#hdmi-configuration> 140 This will enable the firmware to fall back to off-line compositing of Dispmanx 141 elements. Normally the compositing is done on-line, during scanout, but cannot [all …]
|
/openbmc/u-boot/cmd/ |
H A D | w1.c | 1 /* SPDX-License-Identifier: GPL-2.0+ 10 #include <w1-eeprom.h> 11 #include <dm/device-internal.h> 20 printf("one wire interface not found\n"); in w1_bus() 23 printf("Bus %d:\t%s", bus->seq, bus->name); in w1_bus() 33 printf("\t%s (%d) uclass %s : ", dev->name, dev->seq, in w1_bus() 34 dev->uclass->uc_drv->name); in w1_bus() 71 printf("one wire interface not found\n"); in w1_read() 88 if (strcmp(dev->uclass->uc_drv->name, "w1_eeprom")) { in w1_read() 95 printf("error reading device %s\n", dev->name); in w1_read() [all …]
|
/openbmc/qemu/docs/devel/ |
H A D | qapi-code-gen.rst | 7 Copyright (C) 2012-2016 Red Hat, Inc. 10 later. See the COPYING file in the top-level directory. 16 QAPI is a native C API within QEMU which provides management-level 18 users/processes, this interface is made available by a JSON-based wire 22 referring to the wire contents of a QMP or QGA connection. 42 There are several kinds of types: simple types (a number of built-in 49 ------------- 66 syntax in an EBNF-like notation: 68 * Production rules look like ``non-terminal = expression`` 84 * ALL-CAPS words other than ``STRING`` are non-terminals [all …]
|