/openbmc/linux/Documentation/devicetree/bindings/timer/ |
H A D | nuvoton,npcm7xx-timer.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/timer/nuvoton,npcm7xx-timer.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Nuvoton NPCM7xx timer 10 - Jonathan Neuschäfer <j.neuschaefer@gmx.net> 11 - Tomer Maimon <tmaimon77@gmail.com> 16 - nuvoton,wpcm450-timer # for Hermon WPCM450 17 - nuvoton,npcm750-timer # for Poleg NPCM750 18 - nuvoton,npcm845-timer # for Arbel NPCM845 [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/watchdog/ |
H A D | nuvoton,npcm-wdt.txt | 3 Nuvoton NPCM timer module provides five 24-bit timer counters, and a watchdog. 4 The watchdog supports a pre-timeout interrupt that fires 10ms before the 8 - compatible : "nuvoton,npcm750-wdt" for NPCM750 (Poleg), or 9 "nuvoton,wpcm450-wdt" for WPCM450 (Hermon), or 10 "nuvoton,npcm845-wdt" for NPCM845 (Arbel). 11 - reg : Offset and length of the register set for the device. 12 - interrupts : Contain the timer interrupt with flags for 16 - clocks : phandle of timer reference clock. 17 - clock-frequency : The frequency in Hz of the clock that drives the NPCM7xx 18 timer (usually 25000000). [all …]
|
/openbmc/qemu/docs/system/arm/ |
H A D | nuvoton.rst | 1 Nuvoton iBMC boards (``kudo-bmc``, ``mori-bmc``, ``npcm750-evb``, ``quanta-gbs-bmc``, ``quanta-gsj`… 4 The `Nuvoton iBMC`_ chips (NPCM7xx) are a family of ARM-based SoCs that are 6 servers. They all feature one or two ARM Cortex-A9 CPU cores, as well as an 8 Hyperscale applications. The former is a superset of the latter, so NPCM750 has 11 .. _Nuvoton iBMC: https://www.nuvoton.com/products/cloud-computing/ibmc/ 13 The NPCM750 SoC has two Cortex-A9 cores and is targeted for the Enterprise 16 - ``npcm750-evb`` Nuvoton NPCM750 Evaluation board 18 The NPCM730 SoC has two Cortex-A9 cores and is targeted for Data Center and 21 - ``quanta-gbs-bmc`` Quanta GBS server BMC 22 - ``quanta-gsj`` Quanta GSJ server BMC [all …]
|
/openbmc/linux/arch/arm64/boot/dts/nuvoton/ |
H A D | nuvoton-common-npcm8xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/clock/nuvoton,npcm845-clk.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 9 #address-cells = <2>; 10 #size-cells = <2>; 11 interrupt-parent = <&gic>; 14 #address-cells = <2>; 15 #size-cells = <2>; 16 compatible = "simple-bus"; [all …]
|
/openbmc/linux/arch/arm/boot/dts/nuvoton/ |
H A D | nuvoton-common-npcm7xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h> 7 #include <dt-bindings/reset/nuvoton,npcm7xx-reset.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 12 interrupt-parent = <&gic>; 16 compatible = "fixed-clock"; 17 #clock-cells = <0>; 18 clock-frequency = <25000000>; [all …]
|
H A D | nuvoton-npcm730.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include "nuvoton-common-npcm7xx.dtsi" 7 #address-cells = <1>; 8 #size-cells = <1>; 9 interrupt-parent = <&gic>; 12 #address-cells = <1>; 13 #size-cells = <0>; 14 enable-method = "nuvoton,npcm750-smp"; 18 compatible = "arm,cortex-a9"; 20 clock-names = "clk_cpu"; [all …]
|
H A D | nuvoton-npcm750.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include "nuvoton-common-npcm7xx.dtsi" 8 #address-cells = <1>; 9 #size-cells = <1>; 10 interrupt-parent = <&gic>; 13 #address-cells = <1>; 14 #size-cells = <0>; 15 enable-method = "nuvoton,npcm750-smp"; 19 compatible = "arm,cortex-a9"; 21 clock-names = "clk_cpu"; [all …]
|
/openbmc/linux/drivers/clocksource/ |
H A D | timer-npcm7xx.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2014-2018 Nuvoton Technologies tomer.maimon@nuvoton.com 19 #include "timer-of.h" 22 #define NPCM7XX_REG_TCSR0 0x0 /* Timer 0 Control and Status Register */ 23 #define NPCM7XX_REG_TICR0 0x8 /* Timer 0 Initial Count Register */ 24 #define NPCM7XX_REG_TCSR1 0x4 /* Timer 1 Control and Status Register */ 25 #define NPCM7XX_REG_TICR1 0xc /* Timer 1 Initial Count Register */ 26 #define NPCM7XX_REG_TDR1 0x14 /* Timer 1 Data Register */ 27 #define NPCM7XX_REG_TISR 0x18 /* Timer Interrupt Status Register */ 129 evt->event_handler(evt); in npcm7xx_timer0_interrupt() [all …]
|
/openbmc/qemu/include/hw/arm/ |
H A D | npcm7xx.h | 21 #include "hw/core/split-irq.h" 34 #include "hw/timer/npcm7xx_timer.h" 37 #include "hw/usb/hcd-ehci.h" 38 #include "hw/usb/hcd-ohci.h" 117 #define TYPE_NPCM750 "npcm750" 129 * npcm7xx_load_kernel - Loads memory with everything needed to boot 130 * @machine - The machine containing the SoC to be booted. 131 * @soc - The SoC containing the CPU to be booted.
|
/openbmc/qemu/hw/arm/ |
H A D | npcm7xx.c | 21 #include "hw/char/serial-mm.h" 24 #include "hw/qdev-clock.h" 25 #include "hw/qdev-properties.h" 30 #include "target/arm/cpu-qom.h" 79 * Interrupt lines going into the GIC. This does not include internal Cortex-A9 95 NPCM7XX_TIMER0_IRQ = 32, /* Timer Module 0 */ 100 NPCM7XX_TIMER5_IRQ, /* Timer Module 1 */ 105 NPCM7XX_TIMER10_IRQ, /* Timer Module 2 */ 110 NPCM7XX_WDG0_IRQ = 47, /* Timer Module 0 Watchdog */ 111 NPCM7XX_WDG1_IRQ, /* Timer Module 1 Watchdog */ [all …]
|
/openbmc/qemu/tests/qtest/ |
H A D | npcm7xx_timer-test.c | 2 * QTest testcase for the Nuvoton NPCM7xx Timer 18 #include "qemu/timer.h" 19 #include "libqtest-single.h" 37 /* Power-on default; used to re-initialize timers before each test. */ 40 /* Register offsets for a timer within a timer block. */ 41 typedef struct Timer { struct 45 } Timer; argument 47 /* A timer block containing 5 timers. */ 53 /* Testdata for testing a particular timer within a timer block. */ 56 const Timer *timer; member [all …]
|
/openbmc/linux/drivers/clk/ |
H A D | clk-npcm7xx.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <linux/clk-provider.h> 20 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h> 51 val = readl_relaxed(pll->pllcon); in npcm7xx_clk_pll_recalc_rate() 79 return ERR_PTR(-ENOMEM); in npcm7xx_clk_register_pll() 89 pll->pllcon = pllcon; in npcm7xx_clk_register_pll() 90 pll->hw.init = &init; in npcm7xx_clk_register_pll() 92 hw = &pll->hw; in npcm7xx_clk_register_pll() 142 * defined in include/dt-bindings/clock/nuvoton, NPCM7XX-clock.h for 143 * this specific clock. Otherwise, set to -1. [all …]
|
/openbmc/linux/drivers/watchdog/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 8 bool "Watchdog Timer Support" 16 on-line as fast as possible after a lock-up. There's both a watchdog 21 <file:Documentation/watchdog/watchdog-api.rst> in the kernel source. 34 tristate "WatchDog Timer Driver Core" 36 Say Y here if you want to use the new watchdog timer driver core. 37 This driver provides a framework for all watchdog timer drivers 45 to stop the timer if the process managing it closes the file 51 bool "Update boot-enabled watchdog until userspace takes over" 77 bool "Enable watchdog hrtimer-based pretimeouts" [all …]
|
/openbmc/dbus-sensors/src/fan/ |
H A D | FanMain.cpp | 8 // http://www.apache.org/licenses/LICENSE-2.0 31 #include <phosphor-logging/lg2.hpp> 80 {"aspeed,ast2400-pwm-tacho", FanTypes::aspeed}, 81 {"aspeed,ast2500-pwm-tacho", FanTypes::aspeed}, 82 {"aspeed,ast2600-pwm-tach", FanTypes::aspeed}, 83 {"nuvoton,npcm750-pw [all...] |
/openbmc/linux/drivers/hwmon/ |
H A D | npcm750-pwm-fan.c | 1 // SPDX-License-Identifier: GPL-2.0 2 // Copyright (c) 2014-2018 Nuvoton Technology corporation. 7 #include <linux/hwmon-sysfs.h> 150 * 320RPM/pulse 2, ...-- 10.6Hz) 154 #define NPCM7XX_FAN_TCPA (NPCM7XX_FAN_TCNT - NPCM7XX_FAN_TIMEOUT) 155 #define NPCM7XX_FAN_TCPB (NPCM7XX_FAN_TCNT - NPCM7XX_FAN_TIMEOUT) 225 mutex_lock(&data->pwm_lock[module]); in npcm7xx_pwm_config_set() 228 iowrite32(val, NPCM7XX_PWM_REG_CMRx(data->pwm_base, module, pwm_ch)); in npcm7xx_pwm_config_set() 229 tmp_buf = ioread32(NPCM7XX_PWM_REG_CR(data->pwm_base, module)); in npcm7xx_pwm_config_set() 249 mutex_unlock(&data->pwm_lock[module]); in npcm7xx_pwm_config_set() [all …]
|
/openbmc/linux/drivers/media/platform/nuvoton/ |
H A D | npcm-video.c | 1 // SPDX-License-Identifier: GPL-2.0-only 15 #include <linux/dma-mapping.h> 31 #include <linux/v4l2-controls.h> 33 #include <media/v4l2-ctrls.h> 34 #include <media/v4l2-dev.h> 35 #include <media/v4l2-device.h> 36 #include <media/v4l2-dv-timings.h> 37 #include <media/v4l2-event.h> 38 #include <media/v4l2-ioctl.h> 39 #include <media/videobuf2-dma-contig.h> [all …]
|
/openbmc/linux/ |
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |
H A D | opengrok1.0.log | 1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' 2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms) 3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa [all...] |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |
/openbmc/ |
D | opengrok1.0.log | 1 2025-03-17 03:00:37.547-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-03-17 03:00:37.671-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |
D | opengrok2.0.log | 1 2025-03-16 03:00:36.730-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-03-16 03:00:36.828-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |