Home
last modified time | relevance | path

Searched full:multiplier (Results 1 – 25 of 587) sorted by relevance

12345678910>>...24

/openbmc/telemetry/src/metrics/
H A Dcollection_function.cpp93 using Multiplier = std::chrono::duration<double>; typedef in metrics::FunctionSummation
105 const auto multiplier = in calculate() local
107 valueSum += it->second * multiplier.count(); in calculate()
111 const auto multiplier = in calculate() local
113 valueSum += readings.back().second * multiplier.count(); in calculate()
125 const auto multiplier = in calculateForStartupInterval() local
127 if (multiplier > 0.) in calculateForStartupInterval()
129 const auto prevValue = result / multiplier; in calculateForStartupInterval()
139 static constexpr Multiplier calculateMultiplier(Milliseconds duration) in calculateMultiplier()
141 constexpr auto m = Multiplier{Seconds{1}}; in calculateMultiplier()
[all …]
/openbmc/qemu/hw/core/
H A Dclock.c73 * clock period adjusted for multiplier and divider effects. in clock_get_child_period()
75 return muldiv64(clk->period, clk->multiplier, clk->divider); in clock_get_child_period()
147 bool clock_set_mul_div(Clock *clk, uint32_t multiplier, uint32_t divider) in clock_set_mul_div() argument
151 if (clk->multiplier == multiplier && clk->divider == divider) { in clock_set_mul_div()
155 trace_clock_set_mul_div(CLOCK_PATH(clk), clk->multiplier, multiplier, in clock_set_mul_div()
157 clk->multiplier = multiplier; in clock_set_mul_div()
176 clk->multiplier = 1; in clock_initfn()
H A Dclock-vmstate.c21 return clk->multiplier != 1 || clk->divider != 1; in muldiv_needed()
33 clk->multiplier = 1; in clock_pre_load()
45 VMSTATE_UINT32(multiplier, Clock),
/openbmc/linux/sound/soc/codecs/
H A Dtlv320aic32x4-clk.c26 * struct clk_aic32x4_pll_muldiv - Multiplier/divider settings
28 * @r: first multiplier
29 * @j: integer part of second multiplier
30 * @d: decimal part of second multiplier
157 u64 multiplier; in clk_aic32x4_pll_calc_muldiv() local
165 * of the multiplier. This is because we can't do floating point in clk_aic32x4_pll_calc_muldiv()
168 multiplier = (u64) rate * settings->p * 10000; in clk_aic32x4_pll_calc_muldiv()
169 do_div(multiplier, parent_rate); in clk_aic32x4_pll_calc_muldiv()
175 settings->r = ((u32) multiplier / 640000) + 1; in clk_aic32x4_pll_calc_muldiv()
178 do_div(multiplier, settings->r); in clk_aic32x4_pll_calc_muldiv()
[all …]
/openbmc/linux/drivers/gpu/drm/msm/hdmi/
H A Dhdmi_audio.c114 uint32_t n, cts, multiplier; in msm_hdmi_audio_update() local
123 multiplier = 4; in msm_hdmi_audio_update()
124 n >>= 2; /* divide N by 4 and use multiplier */ in msm_hdmi_audio_update()
127 multiplier = 2; in msm_hdmi_audio_update()
128 n >>= 1; /* divide N by 2 and use multiplier */ in msm_hdmi_audio_update()
130 multiplier = 1; in msm_hdmi_audio_update()
133 DBG("n=%u, cts=%u, multiplier=%u", n, cts, multiplier); in msm_hdmi_audio_update()
137 acr_pkt_ctrl |= HDMI_ACR_PKT_CTRL_N_MULTIPLIER(multiplier); in msm_hdmi_audio_update()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dkeystone-pll.txt3 Binding for keystone PLLs. The main PLL IP typically has a multiplier,
17 - reg - pll control0 and pll multiplier registers
18 - reg-names : control, multiplier and post-divider. The multiplier and
29 reg-names = "control", "multiplier", "post-divider";
/openbmc/openbmc/meta-openembedded/meta-oe/dynamic-layers/meta-python/recipes-connectivity/thingsboard-gateway/thingsboard-gateway/
H A Drequest.json48 "multiplier": 1 number
57 "multiplier": 0.01 number
66 "multiplier": 0.01 number
75 "multiplier": 0.01 number
/openbmc/linux/tools/power/cpupower/debug/i386/
H A Dcentrino-decode.c65 unsigned int multiplier; in decode() local
68 multiplier = ((msr >> 8) & 0xFF); in decode()
72 printf("0x%x means multiplier %d @ %d mV\n", msr, multiplier, mv); in decode()
/openbmc/qemu/include/hw/
H A Dclock.h85 uint32_t multiplier; member
355 * clock_set_mul_div: set multiplier/divider for child clocks
357 * @multiplier: multiplier value
363 * as their parent. This function allows you to adjust the multiplier
365 * For example, setting a multiplier of 2 and a divider of 3
370 * Setting the multiplier to 0 will stop the child clocks.
373 * Setting a multiplier value that results in the child period
379 bool clock_set_mul_div(Clock *clk, uint32_t multiplier, uint32_t divider);
/openbmc/linux/drivers/clk/
H A Dclk-vt8500.c351 u32 *multiplier, u32 *prediv) in vt8500_find_pll_bits() argument
358 *multiplier = 0; in vt8500_find_pll_bits()
368 *multiplier = rate / (parent_rate / *prediv); in vt8500_find_pll_bits()
369 tclk = (parent_rate / *prediv) * *multiplier; in vt8500_find_pll_bits()
390 unsigned long parent_rate, u32 *multiplier, u32 *divisor1, in wm8650_find_pll_bits() argument
409 *multiplier = O1 / parent_rate; in wm8650_find_pll_bits()
417 if ((*multiplier < 3) || (*multiplier > 1023)) in wm8650_find_pll_bits()
453 u32 *filter, u32 *multiplier, u32 *divisor1, u32 *divisor2) in wm8750_find_pll_bits() argument
472 *multiplier = mul; in wm8750_find_pll_bits()
480 *multiplier = mul; in wm8750_find_pll_bits()
[all …]
/openbmc/linux/drivers/clk/ti/
H A Ddpll44xx.c34 /* Static rate multiplier for OMAP4 REGM4XEN clocks */
83 * multiplier and divider values calculated. If low-power mode can be
128 /* regm4xen adds a multiplier of 4 to DPLL calculations */ in omap4_dpll_regm4xen_recalc()
166 * target rate without using the 4X multiplier. in omap4_dpll_regm4xen_round_rate()
174 * this time see if using the 4X multiplier can help. Enabling the in omap4_dpll_regm4xen_round_rate()
175 * 4X multiplier is equivalent to dividing the target rate by 4. in omap4_dpll_regm4xen_round_rate()
/openbmc/linux/drivers/clk/keystone/
H A Dpll.c27 * @has_pllctrl: If set to non zero, lower 6 bits of multiplier is in pllm
35 * @pllm: PLL register map address for multiplier bits
38 * @pllm_lower_mask: multiplier lower mask
39 * @pllm_upper_mask: multiplier upper mask
40 * @pllm_upper_shift: multiplier upper shift
84 * get bits 0-5 of multiplier from pllctrl PLLM register in clk_pllclk_recalc()
155 * @pllctrl: If true, lower 6 bits of multiplier is in pllm register of
202 i = of_property_match_string(node, "reg-names", "multiplier"); in _of_pll_clk_init()
/openbmc/linux/drivers/cpufreq/
H A Dpowernow-k6.c33 MODULE_PARM_DESC(max_multiplier, "Maximum multiplier (allowed values: 20 30 35 40 45 50 55 60)");
78 * powernow_k6_get_cpu_multiplier - returns the current FSB multiplier
80 * Returns the current setting of the frequency multiplier. Core clock
134 * powernow_k6_target - set the PowerNow! multiplier
135 * @best_i: clock_ratio[best_i] is the target multiplier
137 * Tries to change the PowerNow! multiplier
183 pr_warn("unknown frequency %u, cannot determine current multiplier\n", in powernow_k6_cpu_init()
H A De_powersaver.c125 /* Set new multiplier and voltage */ in eps_set_state()
142 /* Print voltage and multiplier */ in eps_set_state()
147 pr_info("Current multiplier = %d\n", current_multiplier); in eps_set_state()
240 /* Print voltage and multiplier */ in eps_cpu_init()
245 pr_info("Current multiplier = %d\n", current_multiplier); in eps_cpu_init()
251 pr_info("Highest multiplier = %d\n", max_multiplier); in eps_cpu_init()
255 pr_info("Lowest multiplier = %d\n", min_multiplier); in eps_cpu_init()
/openbmc/linux/include/uapi/linux/netfilter/
H A Dxt_hashlimit.h35 __u32 burst; /* Period multiplier for upper limit. */
59 __u32 burst; /* Period multiplier for upper limit. */
72 __u64 burst; /* Period multiplier for upper limit. */
86 __u64 burst; /* Period multiplier for upper limit. */
/openbmc/linux/samples/hid/
H A Dhid_surface_dial.bpf.c78 /* whenever resolution multiplier is not 3600, we have the fixed report descriptor */ in set_haptic()
81 // haptic_data[1] = 72; /* resolution multiplier */ in set_haptic()
82 // haptic_data[2] = 0; /* resolution multiplier */ in set_haptic()
120 /* Change Resolution Multiplier */ in BPF_PROG()
/openbmc/linux/drivers/video/fbdev/aty/
H A Dmach64_ct.c121 u32 multiplier, divider, ras_multiplier, ras_divider, tmp; in aty_dsp_gt() local
125 multiplier = ((u32)pll->mclk_fb_div) * pll->vclk_post_div_real; in aty_dsp_gt()
143 multiplier = multiplier * par->lcd_width; in aty_dsp_gt()
150 /* If we don't do this, 32 bits for multiplier & divider won't be in aty_dsp_gt()
152 while (((multiplier | divider) & 1) == 0) { in aty_dsp_gt()
153 multiplier = multiplier >> 1; in aty_dsp_gt()
158 tmp = ((multiplier * pll->fifo_size) << vshift) / divider; in aty_dsp_gt()
171 dsp_off = ((multiplier * (pll->fifo_size - 1)) << vshift) / divider - in aty_dsp_gt()
175 dsp_on = ((multiplier * 20 << vshift) + divider) / divider; in aty_dsp_gt()
178 dsp_on = ((multiplier << vshift) + divider) / divider; in aty_dsp_gt()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/dma/
H A Dimg-mdc-dma.txt13 - img,max-burst-multiplier: Must be the maximum supported burst size multiplier.
46 img,max-burst-multiplier = <16>;
/openbmc/linux/drivers/net/ethernet/pensando/ionic/
H A Dionic_phc.c335 /* Final adjusted multiplier */ in ionic_phc_adjfine()
549 "Invalid device PHC mask multiplier %u, disabling HW timestamp support\n", in ionic_lif_alloc_phc()
562 /* max ticks is limited by the multiplier, or by the update period. */ in ionic_lif_alloc_phc()
565 * adjusted multiplier (twice the initial multiplier) in ionic_lif_alloc_phc()
593 * adjust the initial multiplier, being careful to avoid overflow: in ionic_lif_alloc_phc()
597 * we want to increase the initial multiplier as much as possible, to in ionic_lif_alloc_phc()
600 * only adjust the multiplier if we can double it or more. in ionic_lif_alloc_phc()
605 /* initial multiplier will be 2^n of hardware cc.mult */ in ionic_lif_alloc_phc()
615 /* frequency adjustments are relative to the initial multiplier */ in ionic_lif_alloc_phc()
629 /* We have allowed to adjust the multiplier up to +/- 1 part per 1. in ionic_lif_alloc_phc()
/openbmc/linux/drivers/ata/
H A Dahci_da850.c49 * We need to determine the value of the multiplier (MPY) bits. in ahci_da850_calculate_mpy()
50 * In order to include the 12.5 multiplier we need to first divide in ahci_da850_calculate_mpy()
60 * What we have now is (multiplier * 10). in ahci_da850_calculate_mpy()
102 * enable Port Multiplier support, but the drive is connected directly in ahci_da850_softreset()
197 dev_err(dev, "invalid REFCLK multiplier value: 0x%x", mpy); in ahci_da850_probe()
/openbmc/linux/arch/mips/ath25/
H A Dar5312.c289 unsigned predivide_select, predivisor, multiplier; in ar5312_cpu_frequency() local
315 * cpu_freq = input_clock * MULT (where MULT is PLL multiplier) in ar5312_cpu_frequency()
321 * So, for example, with a PLL multiplier of 5, we have in ar5312_cpu_frequency()
333 multiplier = (clock_ctl1 & multiplier_mask) >> multiplier_shift; in ar5312_cpu_frequency()
336 multiplier <<= 1; in ar5312_cpu_frequency()
338 return (40000000 / predivisor) * multiplier; in ar5312_cpu_frequency()
/openbmc/linux/drivers/usb/gadget/function/
H A Du_ether.h29 MODULE_PARM_DESC(qmult, "queue length multiplier at high/super speed");\
220 * gether_set_qmult - initialize an ethernet-over-usb link with a multiplier
222 * @qmult: queue multiplier
224 * This sets the queue length multiplier of this ethernet-over-usb link.
230 * gether_get_qmult - get an ethernet-over-usb link multiplier
233 * This gets the queue length multiplier of this ethernet-over-usb link.
/openbmc/linux/arch/mips/sibyte/swarm/
H A Drtc_m41t81.c35 #define M41T81REG_WD_BMB0 0x04 /* watchdog multiplier bit 0 */
36 #define M41T81REG_WD_BMB1 0x08 /* watchdog multiplier bit 1 */
37 #define M41T81REG_WD_BMB2 0x10 /* watchdog multiplier bit 2 */
38 #define M41T81REG_WD_BMB3 0x20 /* watchdog multiplier bit 3 */
39 #define M41T81REG_WD_BMB4 0x40 /* watchdog multiplier bit 4 */
/openbmc/linux/lib/raid6/
H A Drecov_neon.c27 const u8 *pbmul; /* P multiplier table for B data */ in raid6_2data_recov_neon()
28 const u8 *qmul; /* Q multiplier table (for both) */ in raid6_2data_recov_neon()
67 const u8 *qmul; /* Q multiplier table */ in raid6_datap_recov_neon()
/openbmc/linux/drivers/clk/pxa/
H A Dclk-pxa2xx.h10 #define CCCR_N_MASK 0x0380 /* Run Mode Frequency to Turbo Mode Frequency Multiplier */
11 #define CCCR_M_MASK 0x0060 /* Memory Frequency to Run Mode Frequency Multiplier */
12 #define CCCR_L_MASK 0x001f /* Crystal Frequency to Memory Frequency Multiplier */

12345678910>>...24