Home
last modified time | relevance | path

Searched +full:mpfs +full:- +full:can (Results 1 – 25 of 26) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/net/can/
H A Dmicrochip,mpfs-can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/microchip,mpfs-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 Microchip PolarFire SoC (MPFS) can controller
11 - Conor Dooley <conor.dooley@microchip.com>
14 - $ref: can-controller.yaml#
18 const: microchip,mpfs-can
30 - compatible
31 - reg
[all …]
/openbmc/linux/drivers/soc/microchip/
H A Dmpfs-sys-controller.c1 // SPDX-License-Identifier: GPL-2.0
3 * Microchip PolarFire SoC (MPFS) system controller driver
5 * Copyright (c) 2020-2021 Microchip Corporation. All rights reserved.
19 #include <soc/microchip/mpfs.h>
45 reinit_completion(&sys_controller->c); in mpfs_blocking_transaction()
47 ret = mbox_send_message(sys_controller->chan, msg); in mpfs_blocking_transaction()
49 dev_warn(sys_controller->client.dev, "MPFS sys controller service timeout\n"); in mpfs_blocking_transaction()
57 * to trigger the rx callback then the service can be deemed to have in mpfs_blocking_transaction()
59 * The caller can then interrogate msg::response::resp_status to in mpfs_blocking_transaction()
64 if (!wait_for_completion_timeout(&sys_controller->c, timeout)) { in mpfs_blocking_transaction()
[all …]
/openbmc/linux/arch/riscv/boot/dts/microchip/
H A Dmpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
8 #address-cells = <2>;
9 #size-cells = <2>;
11 compatible = "microchip,mpfs";
14 #address-cells = <1>;
15 #size-cells = <0>;
20 i-cache-block-size = <64>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/soc/microchip/
H A Dmicrochip,mpfs-sys-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/microchip/microchip,mpfs-sys-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) system controller
10 - Conor Dooley <conor.dooley@microchip.com>
16 eNVM contents etc. More information on these services can be found online, at
17 https://onlinedocs.microchip.com/pr/GUID-1409CF11-8EF9-4C24-A94E-70979A688632-en-US-1/index.html
27 const: microchip,mpfs-sys-controller
30 - compatible
[all …]
/openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
17 Core driver for low level functionality of the ConnectX-4 and
18 Connect-IB cards by Mellanox Technologies.
28 sandbox-specific client drivers.
36 Ethernet support in Mellanox Technologies ConnectX-4 NIC.
43 Mellanox MLX5 ethernet hardware-accelerated receive flow steering support,
57 bool "Mellanox Technologies MLX5 MPFS support"
61 Mellanox Technologies Ethernet Multi-Physical Function Switch (MPFS)
62 support in ConnectX NIC. MPFs is required for when multi-PF configuration
67 bool "Mellanox Technologies MLX5 SRIOV E-Switch support"
[all …]
H A Deswitch.c14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
39 #include <linux/mlx5/mpfs.h>
65 bool mpfs; /* UC MAC was added to MPFs */ member
73 return -EOPNOTSUPP; in mlx5_eswitch_check()
76 return -EOPNOTSUPP; in mlx5_eswitch_check()
92 return dev->priv.eswitch; in __mlx5_devlink_eswitch_get()
112 return ERR_PTR(-EPERM); in mlx5_eswitch_get_vport()
114 vport = xa_load(&esw->vports, vport_num); in mlx5_eswitch_get_vport()
116 esw_debug(esw->dev, "vport out of range: num(0x%x)\n", vport_num); in mlx5_eswitch_get_vport()
[all …]
H A Dmain.c2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
38 #include <linux/dma-mapping.h>
54 #include "lib/mpfs.h"
87 MODULE_PARM_DESC(prof_sel, "profile selector. Valid range 0 - 2");
90 #define MAX_SW_VHCA_ID (BIT(__mlx5_bit_sz(cmd_hca_cap_2, sw_vhca_id)) - 1)
197 fw_initializing = ioread32be(&dev->iseg->initializing); in wait_fw_init()
201 test_bit(MLX5_BREAK_FW_WAIT, &dev->intf_state)) { in wait_fw_init()
202 err = -EBUSY; in wait_fw_init()
[all …]
/openbmc/linux/drivers/usb/musb/
H A Dmpfs.c1 // SPDX-License-Identifier: GPL-2.0
3 * PolarFire SoC (MPFS) MUSB Glue Layer
5 * Copyright (c) 2020-2022 Microchip Corporation. All rights reserved.
11 #include <linux/dma-mapping.h>
58 spin_lock_irqsave(&musb->lock, flags); in mpfs_musb_interrupt()
60 musb->int_usb = musb_readb(musb->mregs, MUSB_INTRUSB); in mpfs_musb_interrupt()
61 musb->int_tx = musb_readw(musb->mregs, MUSB_INTRTX); in mpfs_musb_interrupt()
62 musb->int_rx = musb_readw(musb->mregs, MUSB_INTRRX); in mpfs_musb_interrupt()
64 if (musb->int_usb || musb->int_tx || musb->int_rx) { in mpfs_musb_interrupt()
65 musb_writeb(musb->mregs, MUSB_INTRUSB, musb->int_usb); in mpfs_musb_interrupt()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 # USB Dual Role (OTG-ready) Controller Drivers
7 # (M)HDRC = (Multipoint) Highspeed Dual-Role Controller
27 module will be called "musb-hdrc".
74 tristate "DA8xx/OMAP-L1x"
123 will be called mpfs.
135 you can still disable it at run time using the "use_dma=n" module
159 depends on USB_MUSB_TUSB6010 = USB_MUSB_HDRC # both built-in or both modules
/openbmc/linux/drivers/mailbox/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
6 on-chip processors through queued messages and interrupt driven
16 Apple SoCs have various co-processors required for certain
28 The controller has 3 mailbox channels, the last of which can be
52 which can be used in Secure mode only.
70 running on the Cortex-M3 rWTM secure processor of the Armada 37xx
89 This can also be changed at runtime (via the mbox_kfifo_size
96 This driver provides support for inter-processor communication
177 tristate "PolarFire SoC (MPFS) Mailbox"
181 This driver adds support for the PolarFire SoC (MPFS) mailbox controller.
[all …]
/openbmc/qemu/docs/system/riscv/
H A Dmicrochip-icicle-kit.rst1 Microchip PolarFire SoC Icicle Kit (``microchip-icicle-kit``)
5 SiFive's E51 plus four U54 cores and many on-chip peripherals and an FPGA.
8 https://www.microsemi.com/product-directory/soc-fpgas/5498-polarfire-soc-fpga
10 The Icicle Kit board information can be found here:
11 https://www.microsemi.com/existing-parts/parts/152514
14 -----------------
16 The ``microchip-icicle-kit`` machine supports the following devices:
21 * Platform-Level Interrupt Controller (PLIC)
22 * L2 Loosely Integrated Memory (L2-LIM)
30 ------------
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/mellanox/mlx5/
H A Dkconfig.rst1 .. SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
10 | mlx5 core is modular and most of the major mlx5 core driver features can be selected (compiled in…
26 | The driver can be enabled by choosing CONFIG_MLX5_CORE=y/m in kernel config.
34 | built-in into mlx5_core.ko.
39 …g (DCB) Support <https://enterprise-support.nvidia.com/s/article/howto-auto-config-pfc-and-ets-on-…
53 | Flow-based classifiers, such as those registered through
54 | `tc-flower(8)`, are processed by the device, rather than the
61 | Enables Hardware-accelerated receive flow steering (arfs) support, and ntuple filtering.
62 | https://enterprise-support.nvidia.com/s/article/howto-configure-arfs-on-connectx-4
67 | Enables :ref:`IPSec XFRM cryptography-offload acceleration <xfrm_device>`.
[all …]
H A Dcounters.rst1 .. SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
13 - `Overview`_
14 - `Groups`_
15 - `Types`_
16 - `Descriptions`_
27 ----------------------------------------
29 ---------------------------------------- ---------------------------------------- |
32 | ------------------- --------------- | | ------------------- --------------- | |
34 | ------------------- --------------- | | ------------------- --------------- | |
36 | ------------------- | | ------------------- | |
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-microchip-core.c1 // SPDX-License-Identifier: (GPL-2.0)
5 * Copyright (c) 2018-2022 Microchip Technology Inc. and its subsidiaries
119 return readl(spi->regs + reg); in mchp_corespi_read()
124 writel(val, spi->regs + reg); in mchp_corespi_write()
141 fifo_max = min(spi->rx_len, FIFO_DEPTH); in mchp_corespi_read_fifo()
146 if (spi->rx_buf) in mchp_corespi_read_fifo()
147 *spi->rx_buf++ = data; in mchp_corespi_read_fifo()
150 spi->rx_len -= i; in mchp_corespi_read_fifo()
151 spi->pending -= i; in mchp_corespi_read_fifo()
188 * FRAMESUP. While both the upper and lower bits can be *READ* from the in mchp_corespi_set_xfer_size()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dcdns,macb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Ferre <nicolas.ferre@microchip.com>
11 - Claudiu Beznea <claudiu.beznea@microchip.com>
16 - items:
17 - enum:
18 - cdns,at91rm9200-emac # Atmel at91rm9200 SoC
19 - const: cdns,emac # Generic
21 - items:
[all …]
/openbmc/linux/drivers/reset/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
12 via GPIOs or SoC-internal reset controller modules.
101 Support for the Canaan Kendryte K210 RISC-V SoC reset controller.
161 bool "Microchip PolarFire SoC (MPFS) Reset Driver"
191 Raspberry Pi 4's co-processor controls some of the board's HW
194 interfacing with RPi4's co-processor and model these firmware
221 that can be asserted and deasserted by toggling bits in a contiguous,
225 - Altera SoCFPGAs
226 - ASPEED BMC SoCs
227 - Bitmain BM1880 SoC
[all …]
/openbmc/linux/drivers/i2c/busses/
H A Di2c-microchip-corei2c.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (c) 2018-2022 Microchip Corporation. All rights reserved.
91 * struct mchp_corei2c_dev - Microchip CoreI2C device private data
129 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_disable()
132 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_disable()
137 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_enable()
140 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_core_enable()
151 u8 ctrl = readb(idev->base + CORE_I2C_CTRL); in mchp_corei2c_stop()
154 writeb(ctrl, idev->base + CORE_I2C_CTRL); in mchp_corei2c_stop()
179 return -EINVAL; in mchp_corei2c_set_divisor()
[all …]
/openbmc/linux/drivers/vdpa/mlx5/net/
H A Dmlx5_vnet.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
19 #include <linux/mlx5/mpfs.h>
46 #define MLX5_FEATURE(_mvdev, _feature) (!!((_mvdev)->actual_features & BIT_ULL(_feature)))
130 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_MQ))) { in is_index_valid()
131 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_CTRL_VQ))) in is_index_valid()
137 return idx <= mvdev->max_idx; in is_index_valid()
159 /* TODO: cross-endian support */
163 (mvdev->actual_features & BIT_ULL(VIRTIO_F_VERSION_1)); in mlx5_vdpa_is_little_endian()
178 if (!(mvdev->actual_features & BIT_ULL(VIRTIO_NET_F_MQ))) in ctrl_vq_idx()
181 return mvdev->max_vqs; in ctrl_vq_idx()
[all …]
/openbmc/linux/drivers/rtc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
44 This clock should be battery-backed, so that it reads the correct
45 time when the system boots from a power-off state. Otherwise, your
69 one can sleep when setting time, because it runs in the workqueue
129 can be accessed as /dev/rtc, which is a name
141 once-per-second update interrupts, used for synchronization.
151 RTC test driver. It's a software RTC which can be
158 This driver can also be built as a module. If so, the module
159 will be called rtc-test.
172 This driver can also be built as a module. If so, the module
[all …]
/openbmc/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
41 Can be useful for excluding a specific subdirectory, for instance:
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
[all …]
H A Dopengrok1.0.log1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c'
2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms)
3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa
[all...]
H A Dopengrok0.0.log1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz'
2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz'
3 2024-12-2
[all...]
H A Dopengrok2.0.log1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms)
2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c'
3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms)
4 2024-1
[all...]
/openbmc/linux/drivers/net/ethernet/cadence/
H A Dmacb_main.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2004-2006 Atmel Corporation
10 #include <linux/clk-provider.h>
25 #include <linux/dma-mapping.h>
40 #include <linux/firmware/xlnx-zynqmp.h>
57 * (bp)->rx_ring_size)
63 * (bp)->tx_ring_siz
[all...]
/openbmc/
Dopengrok1.0.log1 2025-03-14 03:00:40.378-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler
2 2025-03-14 03:00:40.496-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, -
[all...]

12