Home
last modified time | relevance | path

Searched full:lrclk (Results 1 – 25 of 112) sorted by relevance

12345

/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dcirrus,lochnagar.yaml87 codec-aif1-rxdat, codec-aif1-lrclk, codec-aif1-txdat,
88 codec-aif2-bclk, codec-aif2-rxdat, codec-aif2-lrclk,
90 codec-aif3-lrclk, codec-aif3-txdat, dsp-aif1-bclk,
91 dsp-aif1-rxdat, dsp-aif1-lrclk, dsp-aif1-txdat,
92 dsp-aif2-bclk, dsp-aif2-rxdat, dsp-aif2-lrclk,
93 dsp-aif2-txdat, psia1-bclk, psia1-rxdat, psia1-lrclk,
94 psia1-txdat, psia2-bclk, psia2-rxdat, psia2-lrclk,
96 gf-aif3-lrclk, gf-aif3-txdat, gf-aif4-bclk,
97 gf-aif4-rxdat, gf-aif4-lrclk, gf-aif4-txdat,
98 gf-aif1-bclk, gf-aif1-rxdat, gf-aif1-lrclk,
[all …]
H A Dmarvell,armada-370-pinctrl.txt23 mpp7 7 gpo, ge0(txd1), tdm(dtx), audio(lrclk)
66 mpp45 45 gpo, dev(ad6), audio(lrclk)
91 mpp61 61 gpo, dev(we1), uart1(txd), audio(lrclk)
H A Dmarvell,kirkwood-pinctrl.txt53 mpp41 41 gpio, audio(lrclk)
139 mpp25 25 gpio, ge1(rxd1), ts(mp5), tdm(spi-sck), audio(lrclk)
188 mpp25 25 gpio, ge1(rxd1), ts(mp5), tdm(spi-sck), audio(lrclk)
204 mpp41 41 gpio, ts(mp5), tdm(spi-miso), audio(lrclk)
253 mpp25 25 gpio, ge1(rxd1), ts(mp5), tdm(spi-sck), audio(lrclk),
274 mpp41 41 gpio, ts(mp5), tdm(spi-miso), audio(lrclk), lcd(d21)
/openbmc/linux/sound/soc/cirrus/
H A Dep93xx-i2s.c66 #define EP93XX_I2S_CLKCFG_LRS (1 << 0) /* lrclk polarity */
77 struct clk *lrclk; member
117 clk_prepare_enable(info->lrclk); in ep93xx_i2s_enable()
160 clk_disable_unprepare(info->lrclk); in ep93xx_i2s_disable()
276 /* Negative bit clock, lrclk low on left word */ in ep93xx_i2s_set_dai_fmt()
281 /* Negative bit clock, lrclk low on right word */ in ep93xx_i2s_set_dai_fmt()
287 /* Positive bit clock, lrclk low on left word */ in ep93xx_i2s_set_dai_fmt()
293 /* Positive bit clock, lrclk low on right word */ in ep93xx_i2s_set_dai_fmt()
337 * EP93xx I2S module can be setup so SCLK / LRCLK value can be in ep93xx_i2s_hw_params()
339 * We set LRCLK equal to `rate' and minimum SCLK / LRCLK in ep93xx_i2s_hw_params()
[all …]
/openbmc/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12.dtsi21 clock-names = "mclk", "sclk", "lrclk";
32 clock-names = "mclk", "sclk", "lrclk";
43 clock-names = "mclk", "sclk", "lrclk";
209 "lrclk", "lrclk_sel";
225 "lrclk", "lrclk_sel";
241 "lrclk", "lrclk_sel";
257 "lrclk", "lrclk_sel";
299 "lrclk", "lrclk_sel";
314 "lrclk", "lrclk_sel";
329 "lrclk", "lrclk_sel";
H A Dmeson-sm1.dtsi23 clock-names = "mclk", "sclk", "lrclk";
34 clock-names = "mclk", "sclk", "lrclk";
45 clock-names = "mclk", "sclk", "lrclk";
289 "lrclk", "lrclk_sel";
305 "lrclk", "lrclk_sel";
321 "lrclk", "lrclk_sel";
337 "lrclk", "lrclk_sel";
379 "lrclk", "lrclk_sel";
394 "lrclk", "lrclk_sel";
409 "lrclk", "lrclk_sel";
H A Dmeson-axg.dtsi31 clock-names = "mclk", "sclk", "lrclk";
42 clock-names = "mclk", "sclk", "lrclk";
53 clock-names = "mclk", "sclk", "lrclk";
1419 "lrclk", "lrclk_sel";
1433 "lrclk", "lrclk_sel";
1447 "lrclk", "lrclk_sel";
1461 "lrclk", "lrclk_sel";
1498 "lrclk", "lrclk_sel";
1512 "lrclk", "lrclk_sel";
1526 "lrclk", "lrclk_sel";
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dcs35l33.txt54 LRCLK cycles. If this property is set to 0, 1, 2, or 3 then the memory
55 depths will be 1, 4, 8, 16 LRCLK cycles. The default is 16 LRCLK cycles.
57 cirrus,release-rate : The number of consecutive LRCLK periods before
58 allowing release condition tracking updates. The number of LRCLK periods
83 - cirrus,vp-hg-rate : The rate (number of LRCLK periods) at which the VPhg is
H A Dwlf,wm8960.yaml67 wlf,shared-lrclk:
75 enable DACLRC pin. If shared-lrclk is present, no need to enable DAC for
101 wlf,shared-lrclk;
H A Damlogic,axg-tdm-iface.yaml33 - const: lrclk
54 clock-names = "sclk", "lrclk", "mclk";
H A Dcirrus,ep9301-i2s.yaml41 - const: lrclk
63 clock-names = "mclk", "sclk", "lrclk";
H A Damlogic,axg-tdm-formatters.yaml35 - const: lrclk
87 "lrclk", "lrclk_sel";
H A Dmaxim,max98925.yaml52 32 BCLKS per LRCLK or 48 BCLKS per LRCLK.
H A Dsgtl5000.yaml56 lrclk-strength:
58 The LRCLK pad strength. Possible values are: 0, 1, 2 and 3 as per the
H A Dcs4271.txt24 The CS4271 requires its LRCLK and MCLK to be stable before its RESET
/openbmc/linux/sound/soc/meson/
H A Daxg-tdm-formatter.c21 struct clk *lrclk; member
130 ret = clk_prepare_enable(formatter->lrclk); in axg_tdm_formatter_enable()
150 clk_disable_unprepare(formatter->lrclk); in axg_tdm_formatter_disable()
213 ret = clk_set_parent(formatter->lrclk_sel, ts->iface->lrclk); in axg_tdm_formatter_power_up()
303 formatter->lrclk = devm_clk_get(dev, "lrclk"); in axg_tdm_formatter_probe()
304 if (IS_ERR(formatter->lrclk)) in axg_tdm_formatter_probe()
305 return dev_err_probe(dev, PTR_ERR(formatter->lrclk), "failed to get lrclk\n"); in axg_tdm_formatter_probe()
H A Daxg-tdm-interface.c220 ret = clk_set_rate(iface->lrclk, params_rate(params)); in axg_tdm_iface_set_lrclk()
249 ret = clk_set_duty_cycle(iface->lrclk, ratio_num, 2); in axg_tdm_iface_set_lrclk()
257 ret = clk_set_phase(iface->lrclk, in axg_tdm_iface_set_lrclk()
539 iface->lrclk = devm_clk_get(dev, "lrclk"); in axg_tdm_iface_probe()
540 if (IS_ERR(iface->lrclk)) in axg_tdm_iface_probe()
541 return dev_err_probe(dev, PTR_ERR(iface->lrclk), "failed to get lrclk\n"); in axg_tdm_iface_probe()
H A Daxg-tdm.h28 struct clk *lrclk; member
/openbmc/linux/sound/soc/codecs/
H A Dwm8960.c141 int lrclk; member
195 if (abs(deemph_settings[i] - wm8960->lrclk) < in wm8960_set_deemph()
196 abs(deemph_settings[best] - wm8960->lrclk)) in wm8960_set_deemph()
625 * - lrclk = sysclk / dac_divs
631 * @dac_idx: dac_divs index for found lrclk
636 * >=0, in case we could derive bclk and lrclk from sysclk using
643 int sysclk, bclk, lrclk; in wm8960_configure_sysclk() local
651 lrclk = wm8960->lrclk; in wm8960_configure_sysclk()
659 if (sysclk != dac_divs[j] * lrclk) in wm8960_configure_sysclk()
682 * - sysclk = lrclk * dac_divs
[all …]
H A Darizona.c1447 int lrclk, bclk, mode, base; in arizona_set_fmt() local
1451 lrclk = 0; in arizona_set_fmt()
1487 lrclk |= ARIZONA_AIF1TX_LRCLK_MSTR; in arizona_set_fmt()
1494 lrclk |= ARIZONA_AIF1TX_LRCLK_MSTR; in arizona_set_fmt()
1507 lrclk |= ARIZONA_AIF1TX_LRCLK_INV; in arizona_set_fmt()
1513 lrclk |= ARIZONA_AIF1TX_LRCLK_INV; in arizona_set_fmt()
1525 ARIZONA_AIF1TX_LRCLK_MSTR, lrclk); in arizona_set_fmt()
1529 ARIZONA_AIF1RX_LRCLK_MSTR, lrclk); in arizona_set_fmt()
1755 int base, int bclk, int lrclk, int frame) in arizona_aif_cfg_changed() argument
1764 if (lrclk != (val & ARIZONA_AIF1RX_BCPF_MASK)) in arizona_aif_cfg_changed()
[all …]
H A Dmax98373-i2c.c174 /* BCLKs per LRCLK */
182 /* match BCLKs per LRCLK */ in max98373_get_bclk_sel()
194 /* BCLK/LRCLK ratio calculation */ in max98373_set_clock()
291 /* set DAI_SR to correct LRCLK frequency */ in max98373_dai_hw_params()
H A Dwm5100.c1282 int lrclk, bclk, mask, base; in wm5100_set_fmt() local
1286 lrclk = 0; in wm5100_set_fmt()
1306 lrclk |= WM5100_AIF1TX_LRCLK_MSTR; in wm5100_set_fmt()
1312 lrclk |= WM5100_AIF1TX_LRCLK_MSTR; in wm5100_set_fmt()
1326 lrclk |= WM5100_AIF1TX_LRCLK_INV; in wm5100_set_fmt()
1332 lrclk |= WM5100_AIF1TX_LRCLK_INV; in wm5100_set_fmt()
1341 WM5100_AIF1TX_LRCLK_INV, lrclk); in wm5100_set_fmt()
1343 WM5100_AIF1TX_LRCLK_INV, lrclk); in wm5100_set_fmt()
1402 int i, base, bclk, aif_rate, lrclk, wl, fl, sr; in wm5100_hw_params() local
1476 lrclk = bclk_rates[bclk] / params_rate(params); in wm5100_hw_params()
[all …]
/openbmc/linux/sound/soc/fsl/
H A Dfsl_mqs.c81 int lrclk; in fsl_mqs_hw_params() local
84 lrclk = params_rate(params); in fsl_mqs_hw_params()
91 div = mclk_rate / (32 * lrclk * 2 * 8); in fsl_mqs_hw_params()
92 res = mclk_rate % (32 * lrclk * 2 * 8); in fsl_mqs_hw_params()
/openbmc/u-boot/arch/arm/dts/
H A Dmeson-axg.dtsi30 clock-names = "mclk", "sclk", "lrclk";
41 clock-names = "mclk", "sclk", "lrclk";
52 clock-names = "mclk", "sclk", "lrclk";
1104 "lrclk", "lrclk_sel";
1118 "lrclk", "lrclk_sel";
1132 "lrclk", "lrclk_sel";
1146 "lrclk", "lrclk_sel";
1171 "lrclk", "lrclk_sel";
1185 "lrclk", "lrclk_sel";
1199 "lrclk", "lrclk_sel";
/openbmc/linux/include/sound/
H A Dcs4271.h16 * The CS4271 requires its LRCLK and MCLK to be stable before its RESET

12345