Searched +full:jz4780 +full:- +full:nand (Results 1 – 20 of 20) sorted by relevance
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/mtd/ingenic,nand.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Ingenic SoCs NAND controller10 - Paul Cercueil <paul@crapouillou.net>13 - $ref: nand-controller.yaml#14 - $ref: /schemas/memory-controllers/ingenic,nemc-peripherals.yaml#19 - ingenic,jz4740-nand20 - ingenic,jz4725b-nand[all …]
1 # SPDX-License-Identifier: GPL-2.0-only3 tristate "JZ4780 NAND controller"7 Enables support for NAND Flash connected to the NEMC on JZ4780 SoC19 Enable this driver to support the Reed-Solomon error-correction23 will be called jz4740-ecc.29 Enable this driver to support the BCH error-correction hardware33 will be called jz4725b-bch.36 tristate "Hardware BCH support for JZ4780 SoC"39 Enable this driver to support the BCH error-correction hardware40 present on the JZ4780 SoC from Ingenic.[all …]
1 // SPDX-License-Identifier: GPL-2.03 * Ingenic JZ47xx NAND driver23 #include <linux/jz4780-nemc.h>27 #define DRV_NAME "ingenic-nand"75 struct nand_ecc_ctrl *ecc = &chip->ecc; in qi_lb60_ooblayout_ecc()77 if (section || !ecc->total) in qi_lb60_ooblayout_ecc()78 return -ERANGE; in qi_lb60_ooblayout_ecc()80 oobregion->length = ecc->total; in qi_lb60_ooblayout_ecc()81 oobregion->offset = 12; in qi_lb60_ooblayout_ecc()90 struct nand_ecc_ctrl *ecc = &chip->ecc; in qi_lb60_ooblayout_free()[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 /dts-v1/;5 #include "jz4780.dtsi"8 compatible = "img,ci20", "ingenic,jz4780";18 stdout-path = "serial4:115200n8";29 clock-frequency = <48000000>;51 nandc: nand-controller@1 {52 compatible = "ingenic,jz4780-nand";55 #address-cells = <1>;56 #size-cells = <0>;[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/memory-controllers/ingenic,nemc.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Ingenic SoCs NAND / External Memory Controller (NEMC)10 - Paul Cercueil <paul@crapouillou.net>14 pattern: "^memory-controller@[0-9a-f]+$"18 - enum:19 - ingenic,jz4740-nemc20 - ingenic,jz4780-nemc[all …]
1 // SPDX-License-Identifier: GPL-2.0-only3 * JZ4780 NAND/external memory controller (NEMC)6 * Author: Alex Smith <alex@alex-smith.me.uk>20 #include <linux/jz4780-nemc.h>22 #define NEMC_SMCRn(n) (0x14 + (((n) - 1) * 4))42 #define NEMC_NFCSR_NFEn(n) BIT(((n) - 1) << 1)43 #define NEMC_NFCSR_NFCEn(n) BIT((((n) - 1) << 1) + 1)44 #define NEMC_NFCSR_TNFEn(n) BIT(16 + (n) - 1)61 * jz4780_nemc_num_banks() - count the number of banks referenced by a device75 while ((prop = of_get_address(dev->of_node, i++, NULL, NULL))) { in jz4780_nemc_num_banks()[all …]
1 # SPDX-License-Identifier: GPL-2.0-only42 Used to configure the EBI (external bus interface) when the device-68 bool "Baikal-T1 CM2 L2-RAM Cache Control Block"72 Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU73 resides Coherency Manager v2 with embedded 1MB L2-cache. It's75 tags and way-select latencies of RAM access. This driver provides a76 dt properties-based and sysfs interface for it.85 is intended to provide a glue-less interface to a variety of86 asynchronuous memory devices like ASRAM, NOR and NAND memory. A total99 functions of the driver includes re-configuring AC timing[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---5 $schema: http://devicetree.org/meta-schemas/core.yaml#10 - Paul Cercueil <paul@crapouillou.net>13 - $ref: dma-controller.yaml#18 - enum:19 - ingenic,jz4740-dma20 - ingenic,jz4725b-dma21 - ingenic,jz4755-dma22 - ingenic,jz4760-dma[all …]
1 /* SPDX-License-Identifier: GPL-2.0-or-later */3 * JZ4780 NAND/external memory controller (NEMC)6 * Author: Alex Smith <alex@alex-smith.me.uk>23 * enum jz4780_nemc_bank_type - device types which can be connected to a bank25 * @JZ4780_NEMC_BANK_NAND: NAND
1 // SPDX-License-Identifier: GPL-2.02 /dts-v1/;4 #include "jz4780.dtsi"5 #include <dt-bindings/clock/ingenic,tcu.h>6 #include <dt-bindings/gpio/gpio.h>7 #include <dt-bindings/input/input.h>8 #include <dt-bindings/interrupt-controller/irq.h>9 #include <dt-bindings/regulator/active-semi,8865-regulator.h>12 compatible = "img,ci20", "ingenic,jz4780";22 stdout-path = &uart4;[all …]
1 // SPDX-License-Identifier: GPL-2.0+15 #include <mach/jz4780.h>46 /* setup pins (some already setup for NAND) */ in ci20_mux_eth()53 /* setup pins (as above +NAND CS +RD/WE +SDx +SAx) */ in ci20_mux_eth()230 if (val == 3) /* Rev 1 boards had no pulldowns - giving 3 */ in ci20_revision()240 gd->ram_size = sdram_size(0) + sdram_size(1); in dram_init()244 /* U-Boot common routines */
8 W: Web-page with status/info24 N: [^a-z]tegra all files whose path contains the word tegra52 -----------------------------------57 L: uboot-snps-arc@synopsys.com58 T: git git://git.denx.de/u-boot-arc.git65 L: uboot-snps-arc@synopsys.com66 F: drivers/clk/clk-hsdk-cgu.c67 F: include/dt-bindings/clock/snps,hsdk-cgu.h68 F: doc/device-tree-bindings/clock/snps,hsdk-cgu.txt73 L: uboot-snps-arc@synopsys.com[all …]
1 // SPDX-License-Identifier: GPL-2.0-only24 #include <linux/pinctrl/pinconf-generic.h>164 (!(enabled_socs & GENMASK(version - 1, 0)) in is_soc_or_above()165 || jzpc->info->version >= version); in is_soc_or_above()203 INGENIC_PIN_GROUP("mmc-1bit", jz4730_mmc_1bit, 1),204 INGENIC_PIN_GROUP("mmc-4bit", jz4730_mmc_4bit, 1),205 INGENIC_PIN_GROUP("uart0-data", jz4730_uart0_data, 1),206 INGENIC_PIN_GROUP("uart1-data", jz4730_uart1_data, 1),207 INGENIC_PIN_GROUP("uart2-data", jz4730_uart2_data, 1),208 INGENIC_PIN_GROUP("uart3-data", jz4730_uart3_data, 1),[all …]
... --------------------- ...
5 ----------[all...]
1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz'2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz'3 2024-12-2[all...]
1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c'2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms)3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa[all...]
1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms)2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c'3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms)4 2024-1[all...]
1 2025-01-07 03:00:34.968-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler2 2025-01-07 03:00:35.081-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, -[all...]
1 2025-01-06 03:00:36.640-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler2 2025-01-06 03:00:36.753-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, -[all...]