Home
last modified time | relevance | path

Searched +full:jh7110 +full:- +full:voutcrg (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dstarfive,jh7110-voutcrg.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/clock/starfive,jh7110-voutcrg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: StarFive JH7110 Video-Output Clock and Reset Generator
10 - Xingyu Wu <xingyu.wu@starfivetech.com>
14 const: starfive,jh7110-voutcrg
21 - description: Vout Top core
22 - description: Vout Top Ahb
23 - description: Vout Top Axi
[all …]
/openbmc/linux/drivers/clk/starfive/
H A Dclk-starfive-jh7110-vout.c1 // SPDX-License-Identifier: GPL-2.0
3 * StarFive JH7110 Video-Output Clock Driver
5 * Copyright (C) 2022-2023 StarFive Technology Co., Ltd.
9 #include <linux/clk-provider.h>
15 #include <dt-bindings/clock/starfive,jh7110-crg.h>
17 #include "clk-starfive-jh7110.h"
76 top_rst = devm_reset_control_get_shared(priv->dev, NULL); in jh7110_vout_top_rst_init()
78 return dev_err_probe(priv->dev, PTR_ERR(top_rst), "failed to get top reset\n"); in jh7110_vout_top_rst_init()
86 unsigned int idx = clkspec->args[0]; in jh7110_voutclk_get()
89 return &priv->reg[idx].hw; in jh7110_voutclk_get()
[all …]
/openbmc/linux/arch/riscv/boot/dts/starfive/
H A Djh7110.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include <dt-bindings/clock/starfive,jh7110-crg.h>
9 #include <dt-bindings/power/starfive,jh7110-pmu.h>
10 #include <dt-bindings/reset/starfive,jh7110-crg.h>
11 #include <dt-bindings/thermal/thermal.h>
14 compatible = "starfive,jh7110";
15 #address-cells = <2>;
16 #size-cells = <2>;
19 #address-cells = <1>;
[all …]