Home
last modified time | relevance | path

Searched +full:isa +full:- +full:base (Results 1 – 25 of 422) sorted by relevance

12345678910>>...17

/openbmc/linux/drivers/i2c/busses/
H A Di2c-pca-isa.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * i2c-pca-isa.c driver for PCA9564 on ISA boards
17 #include <linux/isa.h>
19 #include <linux/i2c-algo-pca.h>
24 #define DRIVER "i2c-pca-isa"
27 static unsigned long base; variable
28 static int irq = -1;
42 base+reg, val); in pca_isa_writebyte()
44 outb(val, base+reg); in pca_isa_writebyte()
49 int res = inb(base+reg); in pca_isa_readbyte()
[all …]
H A Di2c-elektor.c1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /* ------------------------------------------------------------------------- */
3 /* i2c-elektor.c i2c-hw access for PCF8584 style isa bus adaptes */
4 /* ------------------------------------------------------------------------- */
5 /* Copyright (C) 1995-97 Simon G. Vogl
6 1998-99 Hans Berglund
9 /* ------------------------------------------------------------------------- */
15 for Alpha Processor Inc. UP-2000(+) boards */
26 #include <linux/isa.h>
28 #include <linux/i2c-algo-pcf.h>
[all …]
/openbmc/linux/Documentation/devicetree/bindings/riscv/
H A Dextensions.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V ISA extensions
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palmer Dabbelt <palmer@sifive.com>
12 - Conor Dooley <conor@kernel.org>
15 RISC-V has a large number of extensions, some of which are "standard"
16 extensions, meaning they are ratified by RISC-V International, and others
34 riscv,isa:
[all …]
H A Dcpus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V CPUs
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palmer Dabbelt <palmer@sifive.com>
12 - Conor Dooley <conor@kernel.org>
15 This document uses some terminology common to the RISC-V community
19 mandated by the RISC-V ISA: a PC and some registers. This
27 - $ref: /schemas/cpu.yaml#
[all …]
/openbmc/u-boot/arch/powerpc/dts/
H A De6500_power_isa.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR X11
3 * e6500 Power ISA Device Tree Source (include)
11 power-isa-version = "2.06";
12 power-isa-b; // Base
13 power-isa-e; // Embedded
14 power-isa-atb; // Alternate Time Base
15 power-isa-cs; // Cache Specification
16 power-isa-ds; // Decorated Storage
17 power-isa-e.ed; // Embedded.Enhanced Debug
18 power-isa-e.pd; // Embedded.External PID
[all …]
/openbmc/linux/arch/powerpc/kernel/
H A Disa-bridge.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Routines for tracking a legacy ISA bridge
26 #include <asm/pci-bridge.h>
28 #include <asm/ppc-pci.h>
29 #include <asm/isa-bridge.h>
31 unsigned long isa_io_base; /* NULL if no ISA bus */
34 /* Cached ISA bridge dev. */
73 pr_err("ISA: Bad CPU mapping: %s\n", __func__); in process_ISA_OF_ranges()
74 return -EINVAL; in process_ISA_OF_ranges()
79 pr_warn("ISA: bridge %pOF has non aligned IO range\n", isa_node); in process_ISA_OF_ranges()
[all …]
H A Dlegacy_serial.c1 // SPDX-License-Identifier: GPL-2.0
16 #include <asm/pci-bridge.h>
17 #include <asm/ppc-pci.h>
43 {.type = "tsi-bridge",},
46 {.compatible = "simple-bus",},
47 {.compatible = "wrs,epld-localbus",},
52 static int legacy_serial_console = -1;
60 offset = offset << p->regshift; in tsi_serial_in()
62 tmp = readl(p->membase + (UART_IIR & ~3)); in tsi_serial_in()
65 return readb(p->membase + offset); in tsi_serial_in()
[all …]
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A De5500_power_isa.dtsi2 * e5500 Power ISA Device Tree Source (include)
37 power-isa-version = "2.06";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-ds; // Decorated Storage
43 power-isa-e.ed; // Embedded.Enhanced Debug
44 power-isa-e.pd; // Embedded.External PID
45 power-isa-e.hv; // Embedded.Hypervisor
[all …]
H A De500mc_power_isa.dtsi2 * e500mc Power ISA Device Tree Source (include)
37 power-isa-version = "2.06";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-ds; // Decorated Storage
43 power-isa-e.ed; // Embedded.Enhanced Debug
44 power-isa-e.pd; // Embedded.External PID
45 power-isa-e.hv; // Embedded.Hypervisor
[all …]
H A De6500_power_isa.dtsi2 * e6500 Power ISA Device Tree Source (include)
37 power-isa-version = "2.06";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-ds; // Decorated Storage
43 power-isa-e.ed; // Embedded.Enhanced Debug
44 power-isa-e.pd; // Embedded.External PID
45 power-isa-e.hv; // Embedded.Hypervisor
[all …]
H A De500v1_power_isa.dtsi2 * e500v1 Power ISA Device Tree Source (include)
37 power-isa-version = "2.03";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-e.le; // Embedded.Little-Endian
43 power-isa-e.pm; // Embedded.Performance Monitor
44 power-isa-ecl; // Embedded Cache Locking
45 power-isa-mmc; // Memory Coherence
[all …]
H A De500v2_power_isa.dtsi2 * e500v2 Power ISA Device Tree Source (include)
37 power-isa-version = "2.03";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-e.le; // Embedded.Little-Endian
43 power-isa-e.pm; // Embedded.Performance Monitor
44 power-isa-ecl; // Embedded Cache Locking
45 power-isa-mmc; // Memory Coherence
[all …]
/openbmc/linux/include/linux/
H A Disa.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * ISA bus.
33 return -ENODEV; in isa_register_driver()
52 pr_err("%s: Number of irq (%u) does not match number of base (%u)\n", \
54 return -EINVAL; \
68 * module_isa_driver() - Helper macro for registering a ISA driver
72 * Helper macro for ISA drivers which do not do anything special in module
81 * module_isa_driver_with_irq() - Helper macro for registering an ISA driver with irq
86 * Helper macro for ISA drivers with irq that do not do anything special in
95 * max_num_isa_dev() - Maximum possible number registered of an ISA device
[all …]
/openbmc/linux/arch/arc/kernel/
H A Dsetup.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
31 #include <asm/dsp-impl.h>
38 /* Part of U-boot ABI: see head.S */
51 unsigned long base; member
87 struct bcr_generic isa; in arcompact_mumbojumbo() local
89 READ_BCR(ARC_REG_ISA_CFG_BCR, isa); in arcompact_mumbojumbo()
91 if (!isa.ver) /* ISA BCR absent, use Kconfig info */ in arcompact_mumbojumbo()
94 /* ARC700_BUILD only has 2 bits of isa info */ in arcompact_mumbojumbo()
95 atomic = isa.info & 1; in arcompact_mumbojumbo()
[all …]
/openbmc/qemu/include/hw/isa/
H A Disa.h4 /* ISA bus */
8 #include "hw/qdev-core.h"
13 #define TYPE_ISA_DEVICE "isa-device"
16 #define TYPE_ISA_BUS "ISA"
19 #define TYPE_ISADMA "isa-dma"
76 * isa_bus_get_irq: Return input IRQ on ISA bus.
77 * @bus: the #ISABus to plug ISA devices on.
78 * @irqnum: the ISA IRQ number.
80 * Return IRQ @irqnum from the PIC associated on ISA @bus.
97 * isa_register_ioport: Install an I/O port region on the ISA bus.
[all …]
/openbmc/linux/Documentation/riscv/
H A Dhwprobe.rst1 .. SPDX-License-Identifier: GPL-2.0
3 RISC-V Hardware Probing Interface
4 ---------------------------------
6 The RISC-V hardware probing interface is based around a single syscall, which
18 The arguments are split into three groups: an array of key-value pairs, a CPU
19 set, and some flags. The key-value pairs are supplied with a count. Userspace
22 will be cleared to -1, and its value set to 0. The CPU set is defined by
23 CPU_SET(3). For value-like keys (eg. vendor/arch/impl), the returned value will
24 be only be valid if all CPUs in the given set have the same value. Otherwise -1
25 will be returned. For boolean-like keys, the value returned will be a logical
[all …]
/openbmc/linux/drivers/net/ethernet/cirrus/
H A Dcs89x0.h1 /* Copyright, 1988-1992, Russell Nelson, Crynwr Software
18 #define PP_ChipID 0x0000 /* offset 0h -> Corp -ID */
19 /* offset 2h -> Model/Product Number */
20 /* offset 3h -> Chip Revision Number */
22 #define PP_ISAIOB 0x0020 /* IO base address */
23 #define PP_CS8900_ISAINT 0x0022 /* ISA interrupt select */
24 #define PP_CS8920_ISAINT 0x0370 /* ISA interrupt select */
25 #define PP_CS8900_ISADMA 0x0024 /* ISA Rec DMA channel */
26 #define PP_CS8920_ISADMA 0x0374 /* ISA Rec DMA channel */
27 #define PP_ISASOF 0x0026 /* ISA DMA offset */
[all …]
/openbmc/qemu/target/xtensa/
H A Dimport_core.sh1 #! /bin/bash -e
6 BASE=$(dirname "$0")
7 TARGET="$BASE"/core-$NAME
9 [ $# -ge 2 -a -f "$OVERLAY" ] || { cat <<EOF
10 Usage: $0 overlay-archive-to-import core-name [frequency-in-KHz]
11 overlay-archive-to-import: file name of xtensa-config-overlay.tar.gz
13 core-name: QEMU name of the imported core. Must be valid
15 frequency-in-KHz: core frequency (40MHz if not specified).
20 [ $# -ge 3 ] && FREQ="$3"
21 mkdir -p "$TARGET"
[all …]
/openbmc/linux/Documentation/i2c/busses/
H A Di2c-pca-isa.rst2 Kernel driver i2c-pca-isa
7 This driver supports ISA boards using the Philips PCA 9564
13 -----------------
15 * base int
16 I/O base address
23 -----------
25 This driver supports ISA boards using the Philips PCA 9564
/openbmc/linux/arch/riscv/kernel/
H A Dcpufeature.c1 // SPDX-License-Identifier: GPL-2.0-only
27 #include "copy-unaligned.h"
29 #define NUM_ALPHA_EXTS ('z' - 'a' + 1)
33 #define MISALIGNED_COPY_SIZE ((MISALIGNED_BUFFER_SIZE / 2) - 0x80)
37 /* Host ISA bitmap */
40 /* Per-cpu ISA extensions. */
47 * riscv_isa_extension_base() - Get base extension word
49 * @isa_bitmap: ISA bitmap to use
50 * Return: base extension word as unsigned long value
52 * NOTE: If isa_bitmap is NULL then Host ISA bitmap will be used.
[all …]
/openbmc/qemu/include/hw/net/
H A Dne2000-isa.h2 * QEMU NE2000 emulation -- isa bus windup
4 * Copyright (c) 2003-2004 Fabrice Bellard
7 * See the COPYING file in the top-level directory.
13 #include "hw/isa/isa.h"
14 #include "hw/qdev-properties.h"
20 static inline ISADevice *isa_ne2000_init(ISABus *bus, int base, int irq, in isa_ne2000_init() argument
29 qdev_prop_set_uint32(dev, "iobase", base); in isa_ne2000_init()
/openbmc/qemu/include/hw/timer/
H A Di8254.h4 * Copyright (c) 2003-2004 Fabrice Bellard
28 #include "hw/qdev-properties.h"
29 #include "hw/isa/isa.h"
42 #define TYPE_PIT_COMMON "pit-common"
45 #define TYPE_I8254 "isa-pit" in OBJECT_DECLARE_TYPE()
46 #define TYPE_KVM_I8254 "kvm-pit" in OBJECT_DECLARE_TYPE()
48 static inline ISADevice *i8254_pit_init(ISABus *bus, int base, int isa_irq, in OBJECT_DECLARE_TYPE()
56 qdev_prop_set_uint32(dev, "iobase", base); in OBJECT_DECLARE_TYPE()
65 static inline ISADevice *kvm_pit_init(ISABus *bus, int base) in kvm_pit_init() argument
72 qdev_prop_set_uint32(dev, "iobase", base); in kvm_pit_init()
/openbmc/linux/Documentation/hwmon/
H A Dw83627hf.rst5 * Winbond W83627HF (ISA accesses ONLY)
7 Addresses scanned: ISA address retrieved from Super I/O registers
10 Addresses scanned: ISA address retrieved from Super I/O registers
13 Addresses scanned: ISA address retrieved from Super I/O registers
16 Addresses scanned: ISA address retrieved from Super I/O registers
19 Addresses scanned: ISA address retrieved from Super I/O registers
29 -----------------
39 -----------
41 This driver implements support for ISA accesses *only* for
45 This driver supports ISA accesses, which should be more reliable
[all …]
/openbmc/linux/drivers/hwmon/
H A Dlm78.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * lm78.c - Part of lm_sensors, Linux kernel modules for hardware
17 #include <linux/hwmon-vid.h>
18 #include <linux/hwmon-sysfs.h>
35 /* Length of ISA address segment */
38 /* Where are the ISA address/data registers relative to the base address */
90 return val == 0 ? -1 : val == 255 ? 0 : 1350000 / (val * div); in FAN_FROM_REG()
94 * TEMP: mC (-128C to +127C)
99 int nval = clamp_val(val, -128000, 127000) ; in TEMP_TO_REG()
100 return nval < 0 ? (nval - 500) / 1000 : (nval + 500) / 1000; in TEMP_TO_REG()
[all …]
/openbmc/qemu/hw/riscv/
H A Dvirt-acpi-build.c4 * RISC-V virt ACPI generation
6 * Copyright (C) 2008-2010 Kevin O'Connor <kevin@koconnor.net>
10 * Copyright (C) 2021-2023 Ventana Micro Systems Inc
27 #include "hw/acpi/acpi-defs.h"
29 #include "hw/acpi/aml-build.h"
34 #include "hw/pci-host/gpex.h"
37 #include "hw/virtio/virtio-acpi.h"
40 #include "qemu/error-report.h"
69 uint8_t guest_index_bits = imsic_num_bits(s->aia_guests + 1); in riscv_acpi_madt_add_rintc()
70 uint64_t hart_id = arch_ids->cpus[uid].arch_id; in riscv_acpi_madt_add_rintc()
[all …]

12345678910>>...17