/openbmc/linux/Documentation/i2c/ |
H A D | i2c-sysfs.rst | 4 Linux I2C Sysfs 10 I2C topology can be complex because of the existence of I2C MUX 11 (I2C Multiplexer). The Linux 12 kernel abstracts the MUX channels into logical I2C bus numbers. However, there 13 is a gap of knowledge to map from the I2C bus physical number and MUX topology 14 to logical I2C bus number. This doc is aimed to fill in this gap, so the 16 the concept of logical I2C buses in the kernel, by knowing the physical I2C 17 topology and navigating through the I2C sysfs in Linux shell. This knowledge is 18 useful and essential to use ``i2c-tools`` for the purpose of development and 24 People who need to use Linux shell to interact with I2C subsystem on a system [all …]
|
/openbmc/linux/drivers/i2c/busses/ |
H A D | Makefile | 3 # Makefile for the i2c bus drivers. 7 obj-$(CONFIG_I2C_SCMI) += i2c-scmi.o 9 # Auxiliary I2C/SMBus modules 10 obj-$(CONFIG_I2C_CCGX_UCSI) += i2c-ccgx-ucsi.o 13 obj-$(CONFIG_I2C_ALI1535) += i2c-ali1535.o 14 obj-$(CONFIG_I2C_ALI1563) += i2c-ali1563.o 15 obj-$(CONFIG_I2C_ALI15X3) += i2c-ali15x3.o 16 obj-$(CONFIG_I2C_AMD756) += i2c-amd756.o 17 obj-$(CONFIG_I2C_AMD756_S4882) += i2c-amd756-s4882.o 18 obj-$(CONFIG_I2C_AMD8111) += i2c-amd8111.o [all …]
|
H A D | i2c-pxa.c | 5 * I2C adapter for the PXA I2C bus access. 24 #include <linux/i2c.h> 34 #include <linux/platform_data/i2c-pxa.h> 37 /* I2C register field definitions */ 111 * 8 ITEIE 1 (Enables the I2C unit to interrupt when transmit buffer empty) 112 * 7 GCD 1 (Disables i2c unit response to general call messages as a slave) 114 * 5 SCLE 1 (Enables the i2c clock output for master mode (drives SCL) 123 /* I2C status register init values 154 /* I2C register layout definitions */ 206 { .compatible = "mrvl,pxa-i2c", .data = (void *)REGS_PXA2XX }, [all …]
|
H A D | i2c-digicolor.c | 3 * I2C bus driver for Conexant Digicolor SoCs 13 #include <linux/i2c.h> 71 static void dc_i2c_cmd(struct dc_i2c *i2c, u8 cmd) in dc_i2c_cmd() argument 73 writeb_relaxed(cmd | II_COMMAND_GO, i2c->regs + II_COMMAND); in dc_i2c_cmd() 86 static void dc_i2c_data(struct dc_i2c *i2c, u8 data) in dc_i2c_data() argument 88 writeb_relaxed(data, i2c->regs + II_DATA); in dc_i2c_data() 91 static void dc_i2c_write_byte(struct dc_i2c *i2c, u8 byte) in dc_i2c_write_byte() argument 93 dc_i2c_data(i2c, byte); in dc_i2c_write_byte() 94 dc_i2c_cmd(i2c, II_CMD_SEND_ACK); in dc_i2c_write_byte() 97 static void dc_i2c_write_buf(struct dc_i2c *i2c) in dc_i2c_write_buf() argument [all …]
|
H A D | i2c-ocores.c | 3 * i2c-ocores.c: I2C bus driver for OpenCores I2C controller 4 * (https://opencores.org/project/i2c/overview) 19 #include <linux/i2c.h> 22 #include <linux/platform_data/i2c-ocores.h> 49 void (*setreg)(struct ocores_i2c *i2c, int reg, u8 value); 50 u8 (*getreg)(struct ocores_i2c *i2c, int reg); 89 static void oc_setreg_8(struct ocores_i2c *i2c, int reg, u8 value) in oc_setreg_8() argument 91 iowrite8(value, i2c->base + (reg << i2c->reg_shift)); in oc_setreg_8() 94 static void oc_setreg_16(struct ocores_i2c *i2c, int reg, u8 value) in oc_setreg_16() argument 96 iowrite16(value, i2c->base + (reg << i2c->reg_shift)); in oc_setreg_16() [all …]
|
H A D | i2c-jz4780.c | 3 * Ingenic JZ4780 I2C bus driver 15 #include <linux/i2c.h> 171 static inline unsigned short jz4780_i2c_readw(struct jz4780_i2c *i2c, in jz4780_i2c_readw() argument 174 return readw(i2c->iomem + offset); in jz4780_i2c_readw() 177 static inline void jz4780_i2c_writew(struct jz4780_i2c *i2c, in jz4780_i2c_writew() argument 180 writew(val, i2c->iomem + offset); in jz4780_i2c_writew() 183 static int jz4780_i2c_disable(struct jz4780_i2c *i2c) in jz4780_i2c_disable() argument 188 jz4780_i2c_writew(i2c, JZ4780_I2C_ENB, 0); in jz4780_i2c_disable() 191 regval = jz4780_i2c_readw(i2c, JZ4780_I2C_ENSTA); in jz4780_i2c_disable() 198 dev_err(&i2c->adap.dev, "disable failed: ENSTA=0x%04x\n", regval); in jz4780_i2c_disable() [all …]
|
H A D | i2c-xiic.c | 3 * i2c-xiic.c 24 #include <linux/i2c.h> 27 #include <linux/platform_data/i2c-xiic.h> 34 #define DRIVER_NAME "xiic-i2c" 56 * struct xiic_i2c - Internal representation of the XIIC I2C bus 75 * @input_clk: Input clock to I2C controller 76 * @i2c_clk: I2C SCL frequency 106 * struct timing_regs - AXI I2C timing registers that depend on I2C spec 121 /* Reg values in ns derived from I2C spec and AXI I2C PG for different frequencies */ 148 * setting i2c clock frequency for the line. [all …]
|
H A D | i2c-img-scb.c | 3 * I2C adapter for the IMG Serial Control Bus (SCB) IP block. 7 * There are three ways that this I2C controller can be driven: 15 * - Atomic commands. A low level I2C symbol (such as generate 20 * This mode of operation is used by MODE_ATOMIC, which uses an I2C 21 * state machine in the interrupt handler to compose/react to I2C 26 * in suboptimal use of the bus, with gaps between the I2C symbols while 30 * specified, and the hardware takes care of the I2C state machine, 31 * using a FIFO to send/receive bytes of data to an I2C slave. The 36 * with control of repeated start bits between I2C messages. 40 * no wasted time between I2C symbols or I2C messages. [all …]
|
H A D | i2c-s3c2410.c | 2 /* linux/drivers/i2c/busses/i2c-s3c2410.c 7 * S3C2410 I2C Controller 13 #include <linux/i2c.h> 34 #include <linux/platform_data/i2c-s3c2410.h> 86 /* i2c controller state */ 124 .name = "s3c2410-i2c", 127 .name = "s3c2440-i2c", 130 .name = "s3c2440-hdmiphy-i2c", 136 static int i2c_s3c_irq_nextbyte(struct s3c24xx_i2c *i2c, unsigned long iicstat); 140 { .compatible = "samsung,s3c2410-i2c", .data = (void *)0 }, [all …]
|
H A D | i2c-synquacer.c | 12 #include <linux/i2c.h> 25 /* I2C register address definitions */ 35 /* I2C register bit definitions */ 113 /* min I2C clock frequency 14M */ 115 /* max I2C clock frequency 200M */ 117 /* I2C clock frequency 18M */ 148 static inline int is_lastmsg(struct synquacer_i2c *i2c) in is_lastmsg() argument 150 return i2c->msg_idx >= (i2c->msg_num - 1); in is_lastmsg() 153 static inline int is_msglast(struct synquacer_i2c *i2c) in is_msglast() argument 155 return i2c->msg_ptr == (i2c->msg->len - 1); in is_msglast() [all …]
|
H A D | i2c-meson.c | 3 * I2C bus driver for Amlogic Meson SoCs 11 #include <linux/i2c.h> 21 /* Meson I2C register map */ 68 * struct meson_i2c - Meson I2C device private data 70 * @adap: I2C adapter instance 74 * @msg: Pointer to the current I2C message 108 void (*set_clk_div)(struct meson_i2c *i2c, unsigned int freq); 111 static void meson_i2c_set_mask(struct meson_i2c *i2c, int reg, u32 mask, in meson_i2c_set_mask() argument 116 data = readl(i2c->regs + reg); in meson_i2c_set_mask() 119 writel(data, i2c->regs + reg); in meson_i2c_set_mask() [all …]
|
H A D | i2c-lpc2k.c | 5 * Code portions referenced from the i2x-pxa and i2c-pnx drivers 17 #include <linux/i2c.h> 46 /* I2C SCL clock has different duty cycle depending on mode */ 52 * 26 possible I2C status codes, but codes applicable only 83 static void i2c_lpc2k_reset(struct lpc2k_i2c *i2c) in i2c_lpc2k_reset() argument 86 writel(LPC24XX_CLEAR_ALL, i2c->base + LPC24XX_I2CONCLR); in i2c_lpc2k_reset() 87 writel(0, i2c->base + LPC24XX_I2ADDR); in i2c_lpc2k_reset() 88 writel(LPC24XX_I2EN, i2c->base + LPC24XX_I2CONSET); in i2c_lpc2k_reset() 91 static int i2c_lpc2k_clear_arb(struct lpc2k_i2c *i2c) in i2c_lpc2k_clear_arb() argument 99 writel(LPC24XX_STO, i2c->base + LPC24XX_I2CONSET); in i2c_lpc2k_clear_arb() [all …]
|
H A D | i2c-mt65xx.c | 14 #include <linux/i2c.h> 85 #define I2C_DRV_NAME "i2c-mt65xx" 88 * enum i2c_mt65xx_clks - Clocks enumeration for MT65XX I2C 90 * @I2C_MT65XX_CLK_MAIN: main clock for i2c bus 91 * @I2C_MT65XX_CLK_DMA: DMA clock for i2c via DMA 92 * @I2C_MT65XX_CLK_PMIC: PMIC clock for i2c from PMIC 93 * @I2C_MT65XX_CLK_ARB: Arbitrator clock for i2c 287 struct i2c_adapter adap; /* i2c host adapter */ 292 /* set in i2c probe */ 293 void __iomem *base; /* i2c base addr */ [all …]
|
H A D | Kconfig | 6 menu "I2C Hardware Bus support" 29 will be called i2c-ali1535. 41 will be called i2c-ali1563. 48 Acer Labs Inc. (ALI) M1514 and M1543 motherboard I2C interfaces. 51 will be called i2c-ali15x3. 58 756/766/768 mainboard I2C interfaces. The driver also includes 59 support for the first (SMBus 1.0) I2C interface of the AMD 8111 and 60 the nVidia nForce I2C interface. 63 will be called i2c-amd756. 76 will be called i2c-amd756-s4882. [all …]
|
H A D | i2c-exynos5.c | 3 * i2c-exynos5.c - Samsung Exynos5 I2C Controller Driver 11 #include <linux/i2c.h> 200 /* Version of HS-I2C Hardware */ 207 * @hw: the hardware variant of Exynos I2C controller 258 static void exynos5_i2c_clr_pend_irq(struct exynos5_i2c *i2c) in exynos5_i2c_clr_pend_irq() argument 260 writel(readl(i2c->regs + HSI2C_INT_STATUS), in exynos5_i2c_clr_pend_irq() 261 i2c->regs + HSI2C_INT_STATUS); in exynos5_i2c_clr_pend_irq() 274 static int exynos5_i2c_set_timing(struct exynos5_i2c *i2c, bool hs_timings) in exynos5_i2c_set_timing() argument 286 unsigned int clkin = clk_get_rate(i2c->clk); in exynos5_i2c_set_timing() 287 unsigned int op_clk = hs_timings ? i2c->op_clock : in exynos5_i2c_set_timing() [all …]
|
H A D | i2c-thunderx-pcidrv.c | 2 * Cavium ThunderX i2c driver. 16 #include <linux/i2c.h> 17 #include <linux/i2c-smbus.h> 24 #include "i2c-octeon-core.h" 26 #define DRV_NAME "i2c-thunderx" 40 static void thunder_i2c_int_enable(struct octeon_i2c *i2c) in thunder_i2c_int_enable() argument 43 i2c->twsi_base + TWSI_INT_ENA_W1S); in thunder_i2c_int_enable() 49 static void thunder_i2c_int_disable(struct octeon_i2c *i2c) in thunder_i2c_int_disable() argument 52 i2c->twsi_base + TWSI_INT_ENA_W1C); in thunder_i2c_int_disable() 55 static void thunder_i2c_hlc_int_enable(struct octeon_i2c *i2c) in thunder_i2c_hlc_int_enable() argument [all …]
|
H A D | i2c-pca-platform.c | 5 * Platform driver for the PCA9564 I2C controller. 17 #include <linux/i2c.h> 20 #include <linux/i2c-algo-pca.h> 21 #include <linux/platform_data/i2c-pca-platform.h> 41 struct i2c_pca_pf_data *i2c = pd; in i2c_pca_pf_readbyte8() local 42 return ioread8(i2c->reg_base + reg); in i2c_pca_pf_readbyte8() 47 struct i2c_pca_pf_data *i2c = pd; in i2c_pca_pf_readbyte16() local 48 return ioread8(i2c->reg_base + reg * 2); in i2c_pca_pf_readbyte16() 53 struct i2c_pca_pf_data *i2c = pd; in i2c_pca_pf_readbyte32() local 54 return ioread8(i2c->reg_base + reg * 4); in i2c_pca_pf_readbyte32() [all …]
|
H A D | i2c-octeon-platdrv.c | 7 * This is a driver for the i2c adapter in Cavium Networks' OCTEON processors. 16 #include <linux/i2c.h> 27 #include "i2c-octeon-core.h" 29 #define DRV_NAME "i2c-octeon" 33 * @i2c: The struct octeon_i2c 38 static void octeon_i2c_int_enable(struct octeon_i2c *i2c) in octeon_i2c_int_enable() argument 40 octeon_i2c_write_int(i2c, TWSI_INT_CORE_EN); in octeon_i2c_int_enable() 44 static void octeon_i2c_int_disable(struct octeon_i2c *i2c) in octeon_i2c_int_disable() argument 47 octeon_i2c_write_int(i2c, 0); in octeon_i2c_int_disable() 52 * @i2c: The struct octeon_i2c [all …]
|
/openbmc/u-boot/drivers/i2c/ |
H A D | Kconfig | 2 # I2C subsystem configuration 5 menu "I2C support" 8 bool "Enable Driver Model for I2C drivers" 11 Enable driver model for I2C. The I2C uclass interface: probe, read, 15 is defined in include/i2c.h. When i2c bus driver supports the i2c 20 bool "Enable I2C compatibility layer" 23 Enable old-style I2C functions for compatibility with existing code. 29 tristate "Chrome OS EC tunnel I2C bus" 32 This provides an I2C bus that will tunnel i2c commands through to 33 the other side of the Chrome OS EC to the I2C bus connected there. [all …]
|
H A D | meson_i2c.c | 9 #include <i2c.h> 47 struct i2c_msg *msg; /* Current I2C message */ 55 static void meson_i2c_reset_tokens(struct meson_i2c *i2c) in meson_i2c_reset_tokens() argument 57 i2c->tokens[0] = 0; in meson_i2c_reset_tokens() 58 i2c->tokens[1] = 0; in meson_i2c_reset_tokens() 59 i2c->num_tokens = 0; in meson_i2c_reset_tokens() 62 static void meson_i2c_add_token(struct meson_i2c *i2c, int token) in meson_i2c_add_token() argument 64 if (i2c->num_tokens < 8) in meson_i2c_add_token() 65 i2c->tokens[0] |= (token & 0xf) << (i2c->num_tokens * 4); in meson_i2c_add_token() 67 i2c->tokens[1] |= (token & 0xf) << ((i2c->num_tokens % 8) * 4); in meson_i2c_add_token() [all …]
|
/openbmc/qemu/hw/ppc/ |
H A D | pnv_i2c.c | 2 * QEMU PowerPC PowerNV Processor I2C model 25 #include "hw/i2c/pnv_i2c_regs.h" 27 static I2CBus *pnv_i2c_get_bus(PnvI2C *i2c) in pnv_i2c_get_bus() argument 29 uint8_t port = GETFIELD(I2C_MODE_PORT_NUM, i2c->regs[I2C_MODE_REG]); in pnv_i2c_get_bus() 31 if (port >= i2c->num_busses) { in pnv_i2c_get_bus() 32 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid bus number %d/%d\n", port, in pnv_i2c_get_bus() 33 i2c->num_busses); in pnv_i2c_get_bus() 36 return i2c->busses[port]; in pnv_i2c_get_bus() 39 static void pnv_i2c_update_irq(PnvI2C *i2c) in pnv_i2c_update_irq() argument 41 I2CBus *bus = pnv_i2c_get_bus(i2c); in pnv_i2c_update_irq() [all …]
|
/openbmc/linux/drivers/media/pci/netup_unidvb/ |
H A D | netup_unidvb_i2c.c | 5 * Internal I2C bus driver for NetUP Universal Dual DVB-CI 65 irqreturn_t netup_i2c_interrupt(struct netup_i2c *i2c) in netup_i2c_interrupt() argument 71 spin_lock_irqsave(&i2c->lock, flags); in netup_i2c_interrupt() 72 reg = readw(&i2c->regs->twi_ctrl0_stat); in netup_i2c_interrupt() 73 writew(reg & ~TWI_IRQEN, &i2c->regs->twi_ctrl0_stat); in netup_i2c_interrupt() 74 dev_dbg(i2c->adap.dev.parent, in netup_i2c_interrupt() 77 dev_dbg(i2c->adap.dev.parent, in netup_i2c_interrupt() 79 i2c->state = STATE_DONE; in netup_i2c_interrupt() 83 dev_dbg(i2c->adap.dev.parent, in netup_i2c_interrupt() 85 i2c->state = STATE_ERROR; in netup_i2c_interrupt() [all …]
|
/openbmc/linux/drivers/i2c/ |
H A D | Kconfig | 3 # I2C subsystem configuration 6 menu "I2C support" 8 config I2C config 9 tristate "I2C support" 13 I2C (pronounce: I-squared-C) is a slow serial bus protocol used in 15 or System Management Bus is a subset of the I2C protocol. More 16 information is contained in the directory <file:Documentation/i2c/>, 19 Both I2C and SMBus are supported here. You will need this for 22 If you want I2C support, you should say Y here and also to the 25 This I2C support can also be built as a module. If so, the module [all …]
|
/openbmc/qemu/hw/i2c/ |
H A D | ppc4xx_i2c.c | 2 * PPC4xx I2C controller emulation 32 #include "hw/i2c/ppc4xx_i2c.h" 91 PPC4xxI2CState *i2c = PPC4xx_I2C(s); in ppc4xx_i2c_reset() local 93 i2c->mdidx = -1; in ppc4xx_i2c_reset() 94 memset(i2c->mdata, 0, ARRAY_SIZE(i2c->mdata)); in ppc4xx_i2c_reset() 96 i2c->cntl = 0; in ppc4xx_i2c_reset() 97 i2c->mdcntl = 0; in ppc4xx_i2c_reset() 98 i2c->sts = 0; in ppc4xx_i2c_reset() 99 i2c->extsts = IIC_EXTSTS_BCS_FREE; in ppc4xx_i2c_reset() 100 i2c->clkdiv = 0; in ppc4xx_i2c_reset() [all …]
|
H A D | bitbang_i2c.c | 2 * Bit-Bang i2c emulation extracted from 15 #include "hw/i2c/bitbang_i2c.h" 48 static void bitbang_i2c_set_state(bitbang_i2c_interface *i2c, in bitbang_i2c_set_state() argument 51 trace_bitbang_i2c_state(sname[i2c->state], sname[state]); in bitbang_i2c_set_state() 52 i2c->state = state; in bitbang_i2c_set_state() 55 static void bitbang_i2c_enter_stop(bitbang_i2c_interface *i2c) in bitbang_i2c_enter_stop() argument 57 if (i2c->current_addr >= 0) in bitbang_i2c_enter_stop() 58 i2c_end_transfer(i2c->bus); in bitbang_i2c_enter_stop() 59 i2c->current_addr = -1; in bitbang_i2c_enter_stop() 60 bitbang_i2c_set_state(i2c, STOPPED); in bitbang_i2c_enter_stop() [all …]
|