/openbmc/linux/arch/arm/boot/dts/nuvoton/ |
H A D | nuvoton-npcm730-kudo.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 /dts-v1/; 5 #include "nuvoton-npcm730.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 41 stdout-path = &serial3; 48 iio-hwmon { 49 compatible = "iio-hwmon"; 50 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, 55 compatible = "nuvoton,npcm750-jtag-master"; 56 #address-cells = <1>; [all …]
|
H A D | nuvoton-common-npcm7xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h> 7 #include <dt-bindings/reset/nuvoton,npcm7xx-reset.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 12 interrupt-parent = <&gic>; 16 compatible = "fixed-clock"; 17 #clock-cells = <0>; 18 clock-frequency = <25000000>; [all …]
|
/openbmc/linux/arch/mips/boot/dts/mscc/ |
H A D | jaguar2_pcb110.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 11 model = "Jaguar2 Cu8-Sfp16 PCB110 Reference Board"; 12 compatible = "mscc,jr2-pcb110", "mscc,jr2"; 45 i2c0_imux: i2c0-imux { 46 compatible = "i2c-mux-pinctrl"; 47 #address-cells = <1>; 48 #size-cells = <0>; 49 i2c-parent = <&i2c0>; [all …]
|
H A D | jaguar2_pcb111.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 11 compatible = "mscc,jr2-pcb111", "mscc,jr2"; 22 i2c0_imux: i2c0-imux { 23 compatible = "i2c-mux-pinctrl"; 24 #address-cells = <1>; 25 #size-cells = <0>; 26 i2c-parent = <&i2c0>; 27 pinctrl-names = 29 pinctrl-0 = <&i2cmux_0>; [all …]
|
H A D | jaguar2.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #address-cells = <1>; 8 #size-cells = <1>; 18 #address-cells = <1>; 19 #size-cells = <0>; 29 cpuintc: interrupt-controller { 30 #address-cells = <0>; 31 #interrupt-cells = <1>; 32 interrupt-controller; 33 compatible = "mti,cpu-interrupt-controller"; [all …]
|
H A D | serval_common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 20 stdout-path = "serial0:115200n8"; 23 i2c0_imux: i2c0-imux { 24 compatible = "i2c-mux-pinctrl"; 25 #address-cells = <1>; 26 #size-cells = <0>; 27 i2c-parent = <&i2c0>; 28 pinctrl-names = 31 pinctrl-0 = <&i2cmux_0>; 32 pinctrl-1 = <&i2cmux_1>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/samsung/ |
H A D | s5pv210-aries.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 32 reserved-memory { 33 #address-cells = <1>; 34 #size-cells = <1>; 38 compatible = "shared-dma-pool"; 39 no-map; 44 compatible = "shared-dma-pool"; [all …]
|
H A D | exynos5250-snow-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/clock/maxim,max77686.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/sound/samsung-i2s.h> 30 stdout-path = "serial3:115200n8"; 33 gpio-keys { 34 compatible = "gpio-keys"; 35 pinctrl-names = "default"; [all …]
|
/openbmc/linux/arch/arm/boot/dts/microchip/ |
H A D | lan966x-pcb8309.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * lan966x_pcb8309.dts - Device Tree file for PCB8309 5 /dts-v1/; 7 #include "dt-bindings/phy/phy-lan966x-serdes.h" 10 model = "Microchip EVB - LAN9662"; 11 compatible = "microchip,lan9662-pcb8309", "microchip,lan9662", "microchip,lan966"; 20 stdout-path = "serial0:115200n8"; 23 gpio-restart { 24 compatible = "gpio-restart"; 29 i2c-mux { [all …]
|
H A D | at91sam9x5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC 11 #include <dt-bindings/dma/at91.h> 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/mfd/at91-usart.h> 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
H A D | at91sam9rl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9rl.dtsi - Device Tree Include file for AT91SAM9RL family SoC 6 * Alexandre Belloni <alexandre.belloni@free-electrons.com> 9 #include <dt-bindings/pinctrl/at91.h> 10 #include <dt-bindings/clock/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/pwm/pwm.h> 14 #include <dt-bindings/mfd/at91-usart.h> 17 #address-cells = <1>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/broadcom/ |
H A D | bcm2711.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/soc/bcm2835-pm.h> 10 #address-cells = <2>; 11 #size-cells = <1>; 13 interrupt-parent = <&gicv2>; 16 compatible = "brcm,bcm2711-vc5"; 20 clk_27MHz: clk-27M { 21 #clock-cells = <0>; 22 compatible = "fixed-clock"; [all …]
|
/openbmc/linux/arch/arm/boot/dts/nvidia/ |
H A D | tegra20-tamonten.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 9 rtc0 = "/i2c@7000d000/tps6586x@34"; 15 stdout-path = "serial0:115200n8"; 24 vdd-supply = <&hdmi_vdd_reg>; 25 pll-supply = <&hdmi_pll_reg>; 27 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 28 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 34 pinctrl-names = "default"; 35 pinctrl-0 = <&state_default>; 39 nvidia,pins = "ata"; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | msm8939-samsung-a7.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 /dts-v1/; 5 #include "msm8939-pm8916.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 14 chassis-type = "handset"; 23 stdout-path = "serial0"; 26 reserved-memory { 28 tz-apps@85500000 { [all …]
|
H A D | msm8916-samsung-a2015-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 #include "msm8916-pm8916.dtsi" 4 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 17 stdout-path = "serial0"; 20 reserved-memory { 22 tz-apps@85500000 { 24 no-map; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt7986a-bananapi-bpi-r3.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 * Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/pinctrl/mt65xx.h> 18 model = "Bananapi BPI-R3"; 19 chassis-type = "embedded"; 20 compatible = "bananapi,bpi-r3", "mediatek,mt7986a"; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | tegra20-tamonten.dtsi | 13 vdd-supply = <&hdmi_vdd_reg>; 14 pll-supply = <&hdmi_pll_reg>; 16 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 17 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 23 pinctrl-names = "default"; 24 pinctrl-0 = <&state_default>; 28 nvidia,pins = "ata"; 32 nvidia,pins = "atb", "gma", "gme"; 36 nvidia,pins = "atc"; 40 nvidia,pins = "atd", "ate", "gmb", "gmd", "gpu", [all …]
|
H A D | rk3368.dtsi | 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/clock/rk3368-cru.h> 44 #include <dt-bindings/gpio/gpio.h> 45 #include <dt-bindings/interrupt-controller/irq.h> 46 #include <dt-bindings/interrupt-controller/arm-gic.h> 47 #include <dt-bindings/pinctrl/rockchip.h> 48 #include <dt-bindings/thermal/thermal.h> 49 #include <dt-bindings/memory/rk3368-dmc.h> 53 interrupt-parent = <&gic>; 54 #address-cells = <2>; [all …]
|
H A D | tegra20-ventana.dts | 1 /dts-v1/; 3 #include <dt-bindings/input/input.h> 11 stdout-path = &uartd; 15 rtc0 = "/i2c@7000d000/tps6586x@34"; 38 display-timings { 41 clock-frequency = <70600000>; 44 hback-porch = <58>; 45 hfront-porch = <58>; 46 hsync-len = <58>; 47 vback-porch = <4>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/allwinner/ |
H A D | sun50i-h616.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/sun50i-h616-ccu.h> 8 #include <dt-bindings/clock/sun50i-h6-r-ccu.h> 9 #include <dt-bindings/clock/sun6i-rtc.h> 10 #include <dt-bindings/reset/sun50i-h616-ccu.h> 11 #include <dt-bindings/reset/sun50i-h6-r-ccu.h> 14 interrupt-parent = <&gic>; 15 #address-cells = <2>; 16 #size-cells = <2>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | ste-ux500-samsung-janice.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Devicetree for the Samsung Galaxy S Advance GT-I9070 also known as Janice. 6 /dts-v1/; 7 #include "ste-db8500.dtsi" 8 #include "ste-ab8500.dtsi" 9 #include "ste-dbx5x0-pinctrl.dtsi" 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/interrupt-controller/irq.h> [all …]
|
H A D | ste-ux500-samsung-gavini.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Devicetree for the Samsung Galaxy Beam GT-I8530 also known as Gavini. 6 /dts-v1/; 7 #include "ste-db8500.dtsi" 8 #include "ste-ab8500.dtsi" 9 #include "ste-dbx5x0-pinctrl.dtsi" 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/interrupt-controller/irq.h> [all …]
|
/openbmc/linux/arch/riscv/boot/dts/starfive/ |
H A D | jh7110-starfive-visionfive-2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include "jh7110-pinfunc.h" 10 #include <dt-bindings/gpio/gpio.h> 26 stdout-path = "serial0:115200n8"; 30 timebase-frequency = <4000000>; 38 gpio-restart { 39 compatible = "gpio-restart"; 46 clock-frequency = <74250000>; 50 clock-frequency = <125000000>; [all …]
|
/openbmc/linux/Documentation/hwmon/ |
H A D | pcf8591.rst | 17 - Aurelien Jarno <aurelien@aurel32.net> 18 - valuable contributions by Jan M. Sendler <sendler@sendler.de>, 19 - Jean Delvare <jdelvare@suse.de> 23 ----------- 25 The PCF8591 is an 8-bit A/D and D/A converter (4 analog inputs and one 26 analog output) for the I2C bus produced by Philips Semiconductors (now NXP). 27 It is designed to provide a byte I2C interface to up to 4 separate devices. 29 The PCF8591 has 4 analog inputs programmable as single-ended or 32 - mode 0 : four single ended inputs 33 Pins AIN0 to AIN3 are single ended inputs for channels 0 to 3 [all …]
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rk3128.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/rk3128-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 14 interrupt-parent = <&gic>; 15 #address-cells = <1>; 16 #size-cells = <1>; 18 arm-pmu { [all …]
|